Design, Automation, and Test in Europe: The Most Influential Papers of 10 Years DATE
Editat de Rudy Lauwereins, Jan Madsenen Limba Engleză Hardback – 21 ian 2008
Toate formatele și edițiile | Preț | Express |
---|---|---|
Paperback (1) | 632.99 lei 6-8 săpt. | |
SPRINGER NETHERLANDS – 19 oct 2010 | 632.99 lei 6-8 săpt. | |
Hardback (1) | 642.39 lei 6-8 săpt. | |
SPRINGER NETHERLANDS – 21 ian 2008 | 642.39 lei 6-8 săpt. |
Preț: 642.39 lei
Preț vechi: 755.75 lei
-15% Nou
Puncte Express: 964
Preț estimativ în valută:
122.93€ • 128.92$ • 102.51£
122.93€ • 128.92$ • 102.51£
Carte tipărită la comandă
Livrare economică 08-22 ianuarie 25
Preluare comenzi: 021 569.72.76
Specificații
ISBN-13: 9781402064876
ISBN-10: 140206487X
Pagini: 250
Ilustrații: XII, 516 p.
Dimensiuni: 155 x 235 x 27 mm
Greutate: 1 kg
Ediția:2008
Editura: SPRINGER NETHERLANDS
Colecția Springer
Locul publicării:Dordrecht, Netherlands
ISBN-10: 140206487X
Pagini: 250
Ilustrații: XII, 516 p.
Dimensiuni: 155 x 235 x 27 mm
Greutate: 1 kg
Ediția:2008
Editura: SPRINGER NETHERLANDS
Colecția Springer
Locul publicării:Dordrecht, Netherlands
Public țintă
ResearchCuprins
System Level Design.- System Level Design: Past, Present, and Future.- Scheduling of Conditional Process Graphs for the Synthesis of Embedded Systems.- EXPRESSION: A Language for Architecture Exploration Through Compiler/Simulator Retargetability.- RTOS Modeling for System Level Design.- Context-Aware Performance Analysis for Efficient Embedded System Design.- Lock-Free Synchronization for Dynamic Embedded Real-Time Systems.- What If You Could Design Tomorrow’s System Today?.- Networks on Chip.- Networks on Chips.- A Generic Architecture for On-Chip Packet-Switched Interconnections.- Trade-offs in the Design of a Router with Both Guaranteed and Best-Effort Services for Networks on Chip.- Exploiting the Routing Flexibility for Energy/Performance-Aware Mapping of Regular NoC Architectures.- xpipesCompiler: A Tool for Instantiating Application-Specific Networks on Chip.- A Network Traffic Generator Model for Fast Network-on-Chip Simulation.- Modeling, Simulation and Run-Time Management.- Modeling, Simulation and Run-Time Management.- Dynamic Power Management for Nonstationary Service Requests.- Quantitative Comparison of Power Management Algorithms.- Energy Efficiency of the IEEE 802.15.4 Standard in Dense Wireless Microsensor Networks: Modeling and Improvement Perspectives.- Statistical Blockade: A Novel Method for Very Fast Monte Carlo Simulation of Rare Circuit Events, and its Application.- Compositional Specification of Behavioral Semantics.- Design Technology for Advanced Digital Systems in CMOS and Beyond.- Design Technology for Advanced Digital Systems in CMOS and Beyond.- Address Bus Encoding Techniques for System-Level Power Optimization.- MOCSYN: Multiobjective Core-Based Single-Chip System Synthesis.- Minimum Energy Fixed-Priority Scheduling for VariableVoltage Processors.- Synthesis and Optimization of Threshold Logic Networks with Application to Nanotechnologies.- Physical Design and Validation.- Physical Design and Validation.- Interconnect Tuning Strategies for High-Performance ICs.- Efficient Inductance Extraction via Windowing.- Soft-Error Tolerance Analysis and Optimization of Nanometer Circuits.- A Single Photon Avalanche Diode Array Fabricated in Deep-Submicron CMOS Technology.- Test and Verification.- The Test and Verification Influential Papers in the 10 Years of DATE.- Cost Reduction and Evaluation of a Temporary Faults-Detecting Technique.- An Integrated System-on-Chip Test Framework.- Efficient Spectral Techniques for Sequential ATPG.- BerkMin: A Fast and Robust Sat-Solver.- Improving Compression Ratio, Area Overhead, and Test Application Time for System-on-Chip Test Data Compression/Decompression.- An Effective Technique for Minimizing the Cost of Processor Software-Based Diagnosis in SoCs.
Notă biografică
Dr. Rudy Lauwereins is the General Chair for DATE 2007, Dr. Jan Madsen is the Technical Chair.
Textul de pe ultima copertă
The Design, Automation and Test in Europe (DATE) conference celebrated in 2007 its tenth anniversary. As a tribute to the chip and system-level design and design technology community, this book presents a compilation of the three most influential papers of each year. This provides an excellent historical overview of the evolution of a domain that contributed substantially to the growth and competitiveness of the circuit electronics and systems industry.
The papers were grouped in six sections:
The papers were grouped in six sections:
- System Level Design;
- Networks on Chip;
- Modeling, Simulation and Run-Time Management;
- Digital Systems in CMOS and Beyond;
- Physical Design and Validation; and
- Test and Verification.
Caracteristici
Comprehensive historical overview of the evolutions in the last 10 years in the field of design, automation and test Contains the most influential papers selected from Europe’s most important conference on Design, Automation and Test (DATE) Most influential papers placed into historical context by recognized experts