Electrical Design of Through Silicon Via
Editat de Manho Lee, Jun So Pak, Joungho Kimen Limba Engleză Hardback – 20 mai 2014
| Toate formatele și edițiile | Preț | Express |
|---|---|---|
| Paperback (1) | 621.90 lei 43-57 zile | |
| SPRINGER NETHERLANDS – 27 sep 2016 | 621.90 lei 43-57 zile | |
| Hardback (1) | 627.93 lei 43-57 zile | |
| SPRINGER NETHERLANDS – 20 mai 2014 | 627.93 lei 43-57 zile |
Preț: 627.93 lei
Preț vechi: 738.74 lei
-15% Nou
Puncte Express: 942
Preț estimativ în valută:
120.19€ • 125.26$ • 100.05£
120.19€ • 125.26$ • 100.05£
Carte tipărită la comandă
Livrare economică 06-20 ianuarie 25
Preluare comenzi: 021 569.72.76
Specificații
ISBN-13: 9789401790376
ISBN-10: 940179037X
Pagini: 292
Ilustrații: IX, 280 p. 249 illus.
Dimensiuni: 155 x 235 x 25 mm
Greutate: 0.59 kg
Ediția:2014
Editura: SPRINGER NETHERLANDS
Colecția Springer
Locul publicării:Dordrecht, Netherlands
ISBN-10: 940179037X
Pagini: 292
Ilustrații: IX, 280 p. 249 illus.
Dimensiuni: 155 x 235 x 25 mm
Greutate: 0.59 kg
Ediția:2014
Editura: SPRINGER NETHERLANDS
Colecția Springer
Locul publicării:Dordrecht, Netherlands
V-ar putea interesa
-
The Verilog® Hardware Description LanguageDonald Thomas-15%Preț: 490.25 lei576.75 lei -
-18%Preț: 509.52 lei622.34 lei -
-18%Preț: 917.27 lei1118.62 lei -
Semiconductor Optical AmplifiersMichael J. Connelly-18%Preț: 918.95 lei1120.68 lei -
-15%Preț: 621.10 lei730.70 lei -
A Unified Approach for Timing Verification and Delay Fault TestingMukund Sivaraman-15%Preț: 622.36 lei732.19 lei -
Hardware/Software Co-Design and Co-VerificationJean-Michel Bergé-18%Preț: 1182.92 lei1442.58 lei -
Preț: 266.29 lei -
-9%Preț: 753.60 lei828.12 lei -
Electronic CircuitsNot Available (NA)Preț: 138.69 lei -
Analysis of Bipolar and CMOS AmplifiersAmir M. Sodagar-26%Preț: 681.67 lei917.22 lei -
Digital Design: Basic Concepts and PrinciplesMohammad Karim-25%Preț: 688.19 lei921.07 lei -
-26%Preț: 599.45 lei804.67 lei -
Intelligent Control Systems with an Introduction to System of Systems EngineeringThrishantha Nanayakkara-26%Preț: 875.79 lei1181.22 lei -
Advanced Filters & Components for Electrical Power ApplicationsI Massachusetts Institute of TechnologyPreț: 264.10 lei -
Digital Protective Relays: Problems and SolutionsVladimir Gurevich-26%Preț: 875.36 lei1180.97 lei -
Digital Signal Processing LaboratoryNasser KehtarnavazPreț: 307.11 lei -
Integrated Circuits, Photodiodes and Organic Field Effect TrRobert McIntire-27%Preț: 966.51 lei1322.25 lei -
Signals and SystemsRichard BaraniukPreț: 302.19 lei -
Preț: 227.44 lei -
Preț: 194.29 lei -
MMIC Transmission Lines, Circuits and Antennas (Electronics Engineering)Constantine BalanisPreț: 295.03 lei -
3-Dimensional VLSI: A 2.5-Dimensional Integration SchemeYangdong Deng-18%Preț: 865.28 lei1055.22 lei -
-26%Preț: 677.28 lei914.64 lei
Public țintă
ResearchCuprins
Preface.- 1 Introduction.- 2 Electrical Modeling of a Through-Silicon Via (TSV).- 3 High-speed TSV-based Channel Modeling and Design.- 4 Noise Coupling and Shielding in 3D ICs.- 5 Thermal Effects on TSV Signal Integrity.- 6 Power Distribution Network (PDN) Modeling and Analysis for TSV and Interposer-based 3D-ICs in the Frequency Domain.- 7 TSV Decoupling Schemes.- Index.
Notă biografică
Manho Lee received the B.S. and M.S. degrees in electrical engineering from the Korea Advanced Institute of Science and Technology, Daejeon, Korea, in 2010 and 2012, respectively, where he is currently pursuing the Ph.D. degree in electrical engineering.
His current research interests include the modeling of noise coupling between active circuit and TSV.
Jun So Pak (M'02) received the B.S. degree in electrical communication engineering from Hanyang University, Seoul, Korea, in 1998 and the M.S. and Ph.D. degrees in electrical engineering from the Korea Advanced Institute of Science and Technology (KAIST), Daejeon, Korea, in 2000 and 2005, respectively.
He was a Research Fellow with the High Density Interconnection Group, National Institute of Advanced Industrial Science and Technology, Tsukuba, Japan, in 2005, where he was involved in development of interconnection techniques and interposers for 3-D multichip packaging. Since 2007, he has been a Research Professor with the Department of Electrical Engineering, KAIST. He was the Founder and Director of the 3D-IC Research Center (3DIC- RC) in 2005. His current research interests include development of 3-D stacked chip packaging using through silicon via.
Dr. Pak was a recipient of the Research Fellowship Award from the Japan Society for the Promotion of Science in 2005.
Joungho Kim (M'04) received the B.S. and M.S. degrees from Seoul National University, Seoul, Korea, in 1984 and 1986, respectively and the Ph.D. degree from the University of Michigan, Ann Arbor, in 1993, all in electrical engineering. He was involved in femtosecond time-domain optical measurement techniques for high-speed devices and circuit testing during his graduate study. After completing the Ph.D. degree, he joined Picometrix, Inc., Ann Arbor, MI, in 1993, as a Research Engineer, where he was involved in development of pico-second sampling systems and 70-GHz photoreceivers. He joined theMemory Di-vision, Samsung Electronics, Kiheung, Korea, in 1994, where he was engaged in Gbit-scale dynamic random access memory design. He joined the Korea Advanced Institute of Science and Technology (KAIST), Taejon, Korea, in 1996, where he is currently a Professor with the Electrical Engineering and Computer Science Department. At KAIST, his research focuses on modeling, design and measurement methodologies of hierarchical semiconductor systems including high-speed chips, packages, interconnection and multilayer printed circuit boards. Specifically, his major research is focused on chip-package co-design and simulation for signal integrity, power integrity, ground integrity, timing integrity and radiated emission in 3-D semiconductor packages, system-in-packages (SiPs) and system-on-packages. He has successfully demonstrated low-noise and high-performance designs of more than ten SiPs for wireless communication applications, including ZigBee, T-DMB, NFC and UWB. He was on sabbatical leave with Silicon Image, Inc., Sunnyvale, CA, as a Staff Engineer, from 2001 to 2002. He was responsible for low-noise package design of SATA, FC, HDMI and Panel Link SerDes devices. Currently, he is the Director of the Satellite Research Laboratory, Hyundai Motors, Hwaseong-si, Kyungki-do, Korea, for electromagnetic interference and electromagnetic compatibility modeling of automotive RF, power electronic and cabling systems. He has authored or co-authored more than 210 papers in refereed journals and conferences.
Dr. Kim has been the Chair or the Co-Chair of the EDAPS Workshop since 2002. He is currently an Associate Editor of the IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY.
His current research interests include the modeling of noise coupling between active circuit and TSV.
Jun So Pak (M'02) received the B.S. degree in electrical communication engineering from Hanyang University, Seoul, Korea, in 1998 and the M.S. and Ph.D. degrees in electrical engineering from the Korea Advanced Institute of Science and Technology (KAIST), Daejeon, Korea, in 2000 and 2005, respectively.
He was a Research Fellow with the High Density Interconnection Group, National Institute of Advanced Industrial Science and Technology, Tsukuba, Japan, in 2005, where he was involved in development of interconnection techniques and interposers for 3-D multichip packaging. Since 2007, he has been a Research Professor with the Department of Electrical Engineering, KAIST. He was the Founder and Director of the 3D-IC Research Center (3DIC- RC) in 2005. His current research interests include development of 3-D stacked chip packaging using through silicon via.
Dr. Pak was a recipient of the Research Fellowship Award from the Japan Society for the Promotion of Science in 2005.
Joungho Kim (M'04) received the B.S. and M.S. degrees from Seoul National University, Seoul, Korea, in 1984 and 1986, respectively and the Ph.D. degree from the University of Michigan, Ann Arbor, in 1993, all in electrical engineering. He was involved in femtosecond time-domain optical measurement techniques for high-speed devices and circuit testing during his graduate study. After completing the Ph.D. degree, he joined Picometrix, Inc., Ann Arbor, MI, in 1993, as a Research Engineer, where he was involved in development of pico-second sampling systems and 70-GHz photoreceivers. He joined theMemory Di-vision, Samsung Electronics, Kiheung, Korea, in 1994, where he was engaged in Gbit-scale dynamic random access memory design. He joined the Korea Advanced Institute of Science and Technology (KAIST), Taejon, Korea, in 1996, where he is currently a Professor with the Electrical Engineering and Computer Science Department. At KAIST, his research focuses on modeling, design and measurement methodologies of hierarchical semiconductor systems including high-speed chips, packages, interconnection and multilayer printed circuit boards. Specifically, his major research is focused on chip-package co-design and simulation for signal integrity, power integrity, ground integrity, timing integrity and radiated emission in 3-D semiconductor packages, system-in-packages (SiPs) and system-on-packages. He has successfully demonstrated low-noise and high-performance designs of more than ten SiPs for wireless communication applications, including ZigBee, T-DMB, NFC and UWB. He was on sabbatical leave with Silicon Image, Inc., Sunnyvale, CA, as a Staff Engineer, from 2001 to 2002. He was responsible for low-noise package design of SATA, FC, HDMI and Panel Link SerDes devices. Currently, he is the Director of the Satellite Research Laboratory, Hyundai Motors, Hwaseong-si, Kyungki-do, Korea, for electromagnetic interference and electromagnetic compatibility modeling of automotive RF, power electronic and cabling systems. He has authored or co-authored more than 210 papers in refereed journals and conferences.
Dr. Kim has been the Chair or the Co-Chair of the EDAPS Workshop since 2002. He is currently an Associate Editor of the IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY.
Textul de pe ultima copertă
Through Silicon Via (TSV) is a key technology for realizing three-dimensional integrated circuits (3D ICs) for future high-performance and low-power systems with small form factors. This book covers both qualitative and quantitative approaches to give insights of modeling TSV in a various viewpoints such as signal integrity, power integrity, and even thermal integrity. Most of the analysis in this book include simulations, numerical modelings and measurements for verification. The author and co-authors in each chapter have been studied deep into a TSV for many years and the accumulated technical know-hows and tips for related subjects are comprehensively covered.
Caracteristici
Provides fundamental modeling of TSV which is a very essential part of 3D ICs Includes both numerical formula analysis and qualitative explanations Approach from various view points: signal integrity, power integrity and etc. Has appeal for academia and industry Includes supplementary material: sn.pub/extras