Cantitate/Preț
Produs
Total produse
Vezi coșul
Formal Methods in Computer-Aided Design: First International Conference, FMCAD '96, Palo Alto, CA, USA, November 6 - 8, 1996, Proceedings de Mandayam Srivas

Formal Methods in Computer-Aided Design: First International Conference, FMCAD '96, Palo Alto, CA, USA, November 6 - 8, 1996, Proceedings: Lecture Notes in Computer Science, cartea 1166

Editat de Mandayam Srivas, Albert Camilleri
en Limba Engleză Paperback – 23 oct 1996
This book constitutes the refereed proceedings of the First International Conference on Formal Methods in Computer-Aided Design, FMCAD '96, held in Palo Alto, California, USA, in November 1996.
The 25 revised full papers presented were selected from a total of 65 submissions; also included are three invited survey papers and four tutorial contributions. The volume covers all relevant formal aspects of work in computer-aided systems design, including verification, synthesis, and testing.
Citește tot Restrânge

Din seria Lecture Notes in Computer Science

Preț: 34181 lei

Preț vechi: 42726 lei
-20% Nou

Puncte Express: 513
Preț estimativ în valută:
6542€ • 6742$ • 5523£

Carte tipărită la comandă

Livrare economică 03-17 martie

 Adaugă în coș

Wish list
Gift list
Am citit!
Adaugă în listă
Preluare comenzi: 021 569.72.76

Specificații

ISBN-13: 9783540619376
ISBN-10: 3540619372
Pagini: 488
Ilustrații: X, 478 p.
Dimensiuni: 155 x 235 x 26 mm
Greutate: 0.68 kg
Ediția:1996
Editura: Springer Berlin, Heidelberg
Colecția Springer
Seria Lecture Notes in Computer Science

Locul publicării:Berlin, Heidelberg, Germany

Public țintă

Research

Cuprins

The need for formal methods for integrated circuit design.- Verification of all circuits in a floating-point unit using word-level model checking.- *BMDs can delay the use of theorem proving for verifying arithmetic assembly instructions.- Modular verification of multipliers.- Verification of IEEE compliant subtractive division algorithms.- Hierarchical verification of two-dimensional high-speed multiplication in PVS: A case study.- Experiments in automating hardware verification using inductive proof planning.- Verifying nondeterministic implementations of deterministic systems.- A methodology for processor implementation verification.- Coverage-directed test generation using symbolic techniques.- Self-consistency checking.- Inverting the abstraction mapping: A methodology for hardware verification.- Validity checking for combinations of theories with equality.- A unified approach for combining different formalisms for hardware verification.- Verification using uninterpreted functions and finite instantiations.- Formal verification of the Island Tunnel Controller using Multiway Decision Graphs.- VIS.- PVS: Combining specification, proof checking, and model checking.- HOL Light: A tutorial introduction.- A tutorial on digital design derivation using DRS.- ACL2 theorems about commercial microprocessors.- Formal synthesis in circuit design — A classification and survey.- Formal specification and verification of VHDL.- Specification of control flow properties for verification of synthesized VHDL designs.- An algebraic model of correctness for superscalar microprocessors.- Mechanically checking a lemma used in an automatic verification tool.- Automatic generation of invariants in processor verification.- A brief study of BDD package performance.- Local encodingtransformations for optimizing OBDD-representations of finite state machines.- Decomposition techniques for efficient ROBDD construction.- BDDs vs. Zero-Suppressed BDDs: for CTL symbolic model checking of Petri nets.- HDL-based integration of formal methods and CAD tools in the PREVAIL environment.