Cantitate/Preț
Produs

Low-Power Design and Power-Aware Verification

Autor Progyna Khondkar
en Limba Engleză Hardback – 17 oct 2017
Until now, there has been a lack of a complete knowledge base to fully comprehend Low power (LP) design and power aware (PA) verification techniques and methodologies and deploy them all together in a real design verification and implementation project. This book is a first approach to establishing a comprehensive PA knowledge base.
LP design, PA verification, and Unified Power Format (UPF) or IEEE-1801 power format standards are no longer special features. These technologies and methodologies are now part of industry-standard design, verification, and implementation flows (DVIF). Almost every chip design today incorporates some kind of low power technique either through power management on chip, by dividing the design into different voltage areas and controlling the voltages, through PA dynamic and PA static verification, or their combination.
The entire LP design and PA verification process involves thousands of techniques, tools, and methodologies, employed from the r
egister transfer level (RTL) of design abstraction down to the synthesis or place-and-route levels of physical design. These techniques, tools, and methodologies are evolving everyday through the progression of design-verification complexity and more intelligent ways of handling that complexity by engineers, researchers, and corporate engineering policy makers. 

Citește tot Restrânge

Toate formatele și edițiile

Toate formatele și edițiile Preț Express
Paperback (1) 48953 lei  38-44 zile
  Springer International Publishing – 22 aug 2018 48953 lei  38-44 zile
Hardback (1) 86452 lei  6-8 săpt.
  Springer International Publishing – 17 oct 2017 86452 lei  6-8 săpt.

Preț: 86452 lei

Preț vechi: 105428 lei
-18% Nou

Puncte Express: 1297

Preț estimativ în valută:
16544 17350$ 13795£

Carte tipărită la comandă

Livrare economică 08-22 ianuarie 25

Preluare comenzi: 021 569.72.76

Specificații

ISBN-13: 9783319666181
ISBN-10: 3319666185
Pagini: 155
Ilustrații: XV, 155 p. 19 illus., 12 illus. in color.
Dimensiuni: 155 x 235 mm
Greutate: 0.42 kg
Ediția:1st ed. 2018
Editura: Springer International Publishing
Colecția Springer
Locul publicării:Cham, Switzerland

Cuprins

1 Introduction.- 2 Background.- 3 Modeling UPF.- 4 Power Aware Standardization of Library.- 5 UPF Based Power Aware Dynamic Simulation.- 6 Power Aware Dynamic Simulation Coverage.- 7 UPF Based Power Aware Static Verification.- 8 References.

Notă biografică

Progyna Khondkar is a low power design and verification expert and senior verification engineer at Mentor Graphics in the design verification technology division (DVT). He holds two patents and has numerous publications in power aware verification. He has strong focus on electronics, computer and information science education, research and teaching experiences in top level universities in Asia. He has worked for Hardware-Software design, development, integration, test and verification in the world class ASIC & Electronic Design Automation (EDA) companies for the last 15 years. He holds a PhD in Computer Science and is a senior member of IEEE. He also serves as a member of editorial board and reviewer of Journal of INFORMATION, IEEE Transactions on Computer-Aided Design of Integrated Circuit and Systems, IEEE Transactions on Computers and Journal of VLSI Design and Verification (JVLSIDV).

Caracteristici

Complete Low-power design and verification engineering reference book – Required by a wide range of audience – verification engineer, design engineer, engineering policy maker, EDA tool developer, academic researcher and senior students (undergrad/grad) of computer science, electrical engineering, etc. Contents are exhaustive and up to date – one-stop resource for all audience Step-by-step approach with basic to advanced level explanation and example – easily acceptable for beginner to advanced user Includes supplementary material: sn.pub/extras