Cantitate/Preț
Produs
Total produse
Vezi coșul
Low Power Interconnect Design de Sandeep Saini

Low Power Interconnect Design

Autor Sandeep Saini
en Limba Engleză Hardback – 15 iun 2015
This book provides practical solutions for delay and power reduction for on-chip interconnects and buses.  It provides an in depth description of the problem of signal delay and extra power consumption, possible solutions for delay and glitch removal, while considering the power reduction of the total system.  Coverage focuses on use of the Schmitt Trigger as an alternative approach to buffer insertion for delay and power reduction in VLSI interconnects. In the last section of the book, various bus coding techniques are discussed to minimize delay and power in address and data buses.
Citește tot Restrânge

Toate formatele și edițiile

Toate formatele și edițiile Preț Express
Paperback (1) 55014 lei  38-44 zile
  Springer – 9 oct 2016 55014 lei  38-44 zile
Hardback (1) 62743 lei  43-57 zile
  Springer – 15 iun 2015 62743 lei  43-57 zile

Preț: 62743 lei

Preț vechi: 73815 lei
-15% Nou

Puncte Express: 941
Preț estimativ în valută:
12008€ • 12473$ • 9974£

Carte tipărită la comandă

Livrare economică 03-17 februarie 25

 Adaugă în coș

Wish list
Gift list
Am citit!
Adaugă în listă
Preluare comenzi: 021 569.72.76

Specificații

ISBN-13: 9781461413226
ISBN-10: 1461413222
Pagini: 154
Ilustrații: XVII, 152 p. 111 illus., 12 illus. in color.
Dimensiuni: 155 x 235 x 15 mm
Greutate: 0.42 kg
Ediția:2015
Editura: Springer
Colecția Springer
Locul publicării:New York, NY, United States

Public țintă

Research

Cuprins

Part I Basics of Interconnect Design.- Introduction to Interconnects.- CMOS Buffer.- Part II Buffer and Schmidt trigger Insertion Techniques for Low Power Interconnect Design.- Buffer Insertion as a Solution to Interconnect Issues.- Schmidt Trigger Approach.- Part III Bus Coding Techniques for Low Power Interconnect Design.- Bus Coding Techniques.

Textul de pe ultima copertă

This book provides practical solutions for delay and power reduction for on-chip interconnects and buses.  It provides an in depth description of the problem of signal delay and extra power consumption, possible solutions for delay and glitch removal, while considering the power reduction of the total system.  Coverage focuses on use of the Schmitt Trigger as an alternative approach to buffer insertion for delay and power reduction in VLSI interconnects. In the last section of the book, various bus coding techniques are discussed to minimize delay and power in address and data buses.
 
·         Provides practical solutions for delay and power reduction for on-chip interconnects and buses;
·         Focuses on Deep Sub micron technology devices and interconnects;
·         Offers in depth analysis of delay, including details regarding crosstalk and parasitics; 
·         Describes use of the Schmitt Trigger as a versatile alternative approach to buffer insertion for delay and power reduction in VLSI interconnects;
·         Provides detailed simulation results to support the theoretical discussions.
·         Provides details of delay and power efficient bus coding techniques.

Caracteristici

Provides practical solutions for delay and power reduction for on-chip interconnects and buses Focuses on Deep Sub micron technology devices and interconnects Offers in depth analysis of delay, including details regarding crosstalk and parasitics Describes use of the Schmitt Trigger as a versatile alternative approach to buffer insertion for delay and power reduction in VLSI interconnects Provides detailed simulation results to support the theoretical discussions Provides details of delay and power efficient bus coding techniques