Cantitate/Preț
Produs

Networks on Chip

Editat de Axel Jantsch, Hannu Tenhunen
en Limba Engleză Hardback – 31 ian 2003
As the number of processor cores and IP blocks integrated on a single chip is steadily growing, a systematic approach to design the communication infrastructure becomes necessary. Different variants of packed switched on-chip networks have been proposed by several groups during the past two years. This book summarizes the state of the art of these efforts and discusses the major issues from the physical integration to architecture to operating systems and application interfaces. It also provides a guideline and vision about the direction this field is moving to. Moreover, the book outlines the consequences of adopting design platforms based on packet switched network. The consequences may in fact be far reaching because many of the topics of distributed systems, distributed real-time systems, fault tolerant systems, parallel computer architecture, parallel programming as well as traditional system-on-chip issues will appear relevant but within the constraints of a single chip VLSI implementation.
Citește tot Restrânge

Toate formatele și edițiile

Toate formatele și edițiile Preț Express
Paperback (1) 95946 lei  43-57 zile
  Springer Us – 5 noi 2010 95946 lei  43-57 zile
Hardback (1) 96843 lei  43-57 zile
  Springer Us – 31 ian 2003 96843 lei  43-57 zile

Preț: 96843 lei

Preț vechi: 121053 lei
-20% Nou

Puncte Express: 1453

Preț estimativ în valută:
18536 19319$ 15430£

Carte tipărită la comandă

Livrare economică 06-20 ianuarie 25

Preluare comenzi: 021 569.72.76

Specificații

ISBN-13: 9781402073922
ISBN-10: 1402073925
Pagini: 316
Ilustrații: VIII, 303 p.
Dimensiuni: 155 x 235 x 23 mm
Greutate: 0.69 kg
Ediția:2003
Editura: Springer Us
Colecția Springer
Locul publicării:New York, NY, United States

Public țintă

Research

Cuprins

System Design and Methodology.- Will Networks on Chip Close the Productivity Gap?.- A Design Methodology for NOC-Based Systems.- Mapping Concurrent Applications onto Architectural Platforms.- Guaranteeing the Quality of Services in Networks on Chip.- Hardware and Basic Infrastructure.- On Packet Switched Networks for On-Chip Communication.- Energy-Reliability trade-Off for NoCs.- Testing Strategies for Networks on Chip.- Clocking Strategies for Networks-on-Chip.- A Parallel Computer as a NOC Region.- An IP-Based On-Chip Packet-Switched Network.- Software and Application Interfaces.- Beyond the Von Neumann Machine.- NoC Application Programming Interfaces.- Multi-Level Software Validation for NoC.- Software for Multiprocessor Networks on Chip.

Recenzii

From the reviews:
"This edited book is concerned with the fundamentals of Networks-on-Chip design. … Overall, the various authors have done an excellent job in covering their material, and the book is well edited. The authors’ objectives were that of providing an in-depth, up-to-date, unified and comprehensive treatment ... . These are difficult objectives … and they have done a creditable job of attaining them. In summary, this book is a welcome addition to the literature on networks on chip design … ." (Mile Stojcev, Microelectronics Reliability, Vol. 44, 2004)