Cantitate/Preț
Produs

PLD Based Design with VHDL: RTL Design, Synthesis and Implementation

Autor Vaibbhav Taraate
en Limba Engleză Paperback – 30 apr 2018
This book covers basic fundamentals of logic design and advanced RTL design concepts using VHDL. The book is organized to describe both simple and complex RTL design scenarios using VHDL. It gives practical information on the issues in ASIC prototyping using FPGAs, design challenges and how to overcome practical issues and concerns. It describes how to write an efficient RTL code using VHDL and how to improve the design performance. The design guidelines by using VHDL are also explained with the practical examples in this book. The book also covers the ALTERA and XILINX FPGA architecture and the design flow for the PLDs. The contents of this book will be useful to students, researchers, and professionals working in hardware design and optimization. The book can also be used as a text for graduate and professional development courses.
Citește tot Restrânge

Toate formatele și edițiile

Toate formatele și edițiile Preț Express
Paperback (1) 77229 lei  43-57 zile
  Springer Nature Singapore – 30 apr 2018 77229 lei  43-57 zile
Hardback (1) 109839 lei  43-57 zile
  Springer Nature Singapore – 19 ian 2017 109839 lei  43-57 zile

Preț: 77229 lei

Preț vechi: 94181 lei
-18% Nou

Puncte Express: 1158

Preț estimativ în valută:
14778 15606$ 12298£

Carte tipărită la comandă

Livrare economică 13-27 ianuarie 25

Preluare comenzi: 021 569.72.76

Specificații

ISBN-13: 9789811098369
ISBN-10: 9811098360
Ilustrații: XXI, 423 p. 246 illus.
Dimensiuni: 155 x 235 mm
Greutate: 0.62 kg
Ediția:Softcover reprint of the original 1st ed. 2017
Editura: Springer Nature Singapore
Colecția Springer
Locul publicării:Singapore, Singapore

Cuprins

Introduction to HDL.- Basic Logic Circuits and VHDL Description.- VHDL and Key Important Constructs.- 4 Combinational Logic Design Using VHDL Constructs.- Sequential Logic Design.- Introduction to PLD.- Design and simulation using VHDL constructs.- PLD Based Design Guidelines.- Finite State Machines.- Synthesis Optimization using VHDL.- Design Implementation Using Xilinx Vivado.

Notă biografică

Vaibbhav Taraate is Entrepreneur and Mentor at "Semiconductor Training @ Rs.1". He holds a BE (Electronics) degree from Shivaji University, Kolhapur in 1995 and secured a gold medal for standing first in all engineering branches. He has completed his MTech (Aerospace Control and Guidance) in 1999 from IIT Bombay. He has over 15 Years of experience in semi-custom ASIC and FPGA design, primarily using HDL languages such as Verilog and VHDL. He has worked with few multinational corporations as consultant, senior design engineer, and technical manager. His areas of expertise include RTL design using VHDL, RTL design using Verilog, complex FPGA-based design, low power design, synthesis/optimization, static timing analysis, system design using microprocessors, high speed VLSI designs, and architecture design of complex SOCs.


Textul de pe ultima copertă

This book covers basic fundamentals of logic design and advanced RTL design concepts using VHDL. The book is organized to describe both simple and complex RTL design scenarios using VHDL. It gives practical information on the issues in ASIC prototyping using FPGAs, design challenges and how to overcome practical issues and concerns. It describes how to write an efficient RTL code using VHDL and how to improve the design performance. The design guidelines by using VHDL are also explained with the practical examples in this book. The book also covers the ALTERA and XILINX FPGA architecture and the design flow for the PLDs. The contents of this book will be useful to students, researchers, and professionals working in hardware design and optimization. The book can also be used as a text for graduate and professional development courses.

Caracteristici

Presents a wealth of practical scenarios and case studies Covers the synthesis and design implementation involved in using programmable ASICs Includes the XILINX and ALTERA PLD architectures and applications Discusses ASIC prototyping and the role of FPGAs for SOC-based design flow Includes supplementary material: sn.pub/extras