Cantitate/Preț
Produs
Total produse
Vezi coșul
Spacer Engineered FinFET Architectures: High-Performance Digital Circuit Applications de Sudeb Dasgupta

Spacer Engineered FinFET Architectures: High-Performance Digital Circuit Applications

Autor Sudeb Dasgupta, Brajesh Kumar Kaushik, Pankaj Kumar Pal
en Limba Engleză Hardback – 6 iun 2017
This book focusses on the spacer engineering aspects of novel MOS-based device–circuit co-design in sub-20nm technology node, its process complexity, variability, and reliability issues. It comprehensively explores the FinFET/tri-gate architectures with their circuit/SRAM suitability and tolerance to random statistical variations.
Citește tot Restrânge

Toate formatele și edițiile

Toate formatele și edițiile Preț Express
Paperback (1) 31065 lei  6-8 săpt.
  CRC Press – 30 iun 2020 31065 lei  6-8 săpt.
Hardback (1) 75939 lei  6-8 săpt.
  CRC Press – 6 iun 2017 75939 lei  6-8 săpt.

Preț: 75939 lei

Preț vechi: 102717 lei
-26% Nou

Puncte Express: 1139
Preț estimativ în valută:
14532€ • 15352$ • 12149£

Carte tipărită la comandă

Livrare economică 01-15 ianuarie 25

 Adaugă în coș

Wish list
Gift list
Am citit!
Adaugă în listă
Preluare comenzi: 021 569.72.76

Specificații

ISBN-13: 9781498783590
ISBN-10: 1498783597
Pagini: 154
Ilustrații: 14 Halftones, black and white; 3 Tables, black and white; 39 Illustrations, color; 49 Illustrations, black and white
Dimensiuni: 156 x 234 x 16 mm
Greutate: 0.43 kg
Ediția:1
Editura: CRC Press
Colecția CRC Press

Cuprins

Preface
About the Authors
 
Chapter 1 ◾ Introduction to Nanoelectronics
Chapter 2 ◾ Tri-Gate FinFET Technology and Its Advancement
Chapter 3 ◾ Dual-k Spacer Device Architecture and Its Electrostatics
Chapter 4 ◾ Capacitive Analysis and Dual-k FinFET-Based Digital Circuit Design
Chapter 5 ◾ Design Metric Improvement of a Dual-k–Based SRAM Cell
Chapter 6 ◾ Statistical Variability and Sensitivity Analysis
 
INDEX

Notă biografică

Sudeb Dasgupta, Brajesh Kumar Kaushik, Pankaj Kumar Pal

Descriere

This book focusses on the spacer engineering aspects of novel MOS-based device–circuit co-design in sub-20nm technology node, its process complexity, variability, and reliability issues. It comprehensively explores the FinFET/tri-gate architectures with their circuit/SRAM suitability and tolerance to random statistical variations.