Cantitate/Preț
Produs

Analog Circuit Design: Volt Electronics; Mixed-Mode Systems; Low-Noise and RF Power Amplifiers for Telecommunication

Editat de Johan Huijsing, Rudy J. van de Plassche, Willy M.C. Sansen
en Limba Engleză Paperback – 2 dec 2010
This new book on Analog Circuit Design contains the revised contributions of all the tutorial speakers of the eight workshop AACD (Advances in Analog Circuit Design), which was held at Nice, France on March 23-25, 1999. The workshop was organized by Yves Leduc of TI Nice, France. The program committee consisted of Willy Sansen, K.U.Leuven, Belgium, Han Huijsing, T.U.Delft, The Netherlands and Rudy van de Plassche, T.U.Eindhoven, The Netherlands. The aim of these AACD workshops is to bring together a restricted group of about 100 people who are personally advancing the frontiers of analog circuit design to brainstorm on new possibilities and future developments in a restricted number of fields. They are concentrated around three topics. In each topic six speakers give a tutorial presentation. Eighteen papers are thus included in this book. The topics of 1999 are: (X)DSL and other communication systems RF MOST models Integrated filters and oscillators The other topics, which have been coverd before, are: 1992 Operational amplifiers A-D Converters Analog CAD 1993 Mixed-mode A+D design Sensor interfaces Communication circuits 1994 Low-power low-voltage design Integrated filters Smart power 1995 Low-noise low-power low-voltge design Mixed-mode design with CAD tools Voltage, current and time references vii viii 1996 RF CMOS circuit design Bandpass sigma-delta and other data converters Translinear circuits 1997 RF A-D Converters Sensor and actuator interfaces Low-noise oscillators, PLL's and synthesizers 1998 I-Volt electronics Design and implementation of mixed-mode systems Low-noise amplifiers and RF power amplifiers for telecommunications
Citește tot Restrânge

Toate formatele și edițiile

Toate formatele și edițiile Preț Express
Paperback (8) 94910 lei  6-8 săpt.
  Springer Us – 3 dec 2010 94910 lei  6-8 săpt.
  Springer Us – 2 dec 2010 95033 lei  6-8 săpt.
  Springer Us – 2 dec 2010 95052 lei  6-8 săpt.
  Springer Us – 7 dec 2010 95096 lei  6-8 săpt.
  Springer Us – 7 dec 2010 95096 lei  6-8 săpt.
  Springer Us – 7 dec 2010 122045 lei  6-8 săpt.
  Springer Us – 6 dec 2010 122231 lei  6-8 săpt.
  Springer Us – 27 sep 2011 138617 lei  6-8 săpt.
Hardback (8) 95540 lei  6-8 săpt.
  Springer Us – 30 sep 2000 95540 lei  6-8 săpt.
  Springer Us – 31 dec 1995 95540 lei  6-8 săpt.
  Springer Us – 31 oct 1999 95603 lei  6-8 săpt.
  Springer Us – 30 noi 1997 95699 lei  6-8 săpt.
  Springer Us – 31 dec 1998 95794 lei  6-8 săpt.
  Springer Us – 31 ian 1994 122468 lei  6-8 săpt.
  Springer Us – 31 oct 1996 122752 lei  6-8 săpt.
  Springer Us – 29 noi 1994 122847 lei  6-8 săpt.

Preț: 95052 lei

Preț vechi: 115917 lei
-18% Nou

Puncte Express: 1426

Preț estimativ în valută:
18188 18764$ 15178£

Carte tipărită la comandă

Livrare economică 27 martie-10 aprilie

Preluare comenzi: 021 569.72.76

Specificații

ISBN-13: 9781441950710
ISBN-10: 1441950710
Pagini: 424
Ilustrații: VIII, 420 p.
Dimensiuni: 155 x 235 x 22 mm
Greutate: 0.59 kg
Ediția:Softcover reprint of hardcover 1st ed. 1999
Editura: Springer Us
Colecția Springer
Locul publicării:New York, NY, United States

Public țintă

Research

Cuprins

I: 1-Volt Electronics, Introduction.- Dynamic Translinear Circuits.- 1-V Log-Domain Filters.- 1V switched-capacitor filters.- 1V ?? A/D Converters.- 1-Volt RF Circuit Design for Pagers.- DC/DC Conversion, the key to low power consumption.- II: Design and implementation of Mixed Modes Systems, Introduction.- Substrate Bounce in Mixed-Mode CMOS ICs.- Technology Impacts on Substrate Noise.- Design Techniques to Reduce Substrate Noise.- 1.2 Gb/s CML Transceiver with 1M CMOS ATM/SDH Processor in a BICMOS Monochip.- Modeling Noise Coupling in Mixed-Signal/RF ICs.- Top-Down Design of Mixed-Mode Systems: Challenges and Solutions.- III — Low-noise and RF power Amplifies for the communication, Introduction.- The Design of Narrowband CMOS RF Low-Noise Amplifiers.- Design of Broadband Low-Noise Amplifiers in Deep-Submicron CMOS Technologies.- Put your power into SOA LNAs!.- Radio Transceiver Circuits in Silicon Germanium.- Modeling for Si-Bipolar Power Amplifiers.- Design Considerations for GaAs MESFET RF Power Amplifiers.

Recenzii

`The authors are to be complimented for collecting, into a single reference, a lot of interesting information related to the above mentioned topics, particularly useful for data-acquisition system designers, RF engineers, and others.'
Microelectronics Journal 29 (1998) 1039-1046

Descriere

Descriere de la o altă ediție sau format:
The realization of signal sampling and quantization at high sample rates with low power dissipation is an important goal in many applications, includ­ ing portable video devices such as camcorders, personal communication devices such as wireless LAN transceivers, in the read channels of magnetic storage devices using digital data detection, and many others. This paper describes architecture and circuit approaches for the design of high-speed, low-power pipeline analog-to-digital converters in CMOS. Here the term high speed is taken to imply sampling rates above 1 Mhz. In the first section the dif­ ferent conversion techniques applicable in this range of sample rates is dis­ cussed. Following that the particular problems associated with power minimization in video-rate pipeline ADCs is discussed. These include optimi­ zation of capacitor sizes, design of low-voltage transmission gates, and opti­ mization of switched capacitor gain blocks and operational amplifiers for minimum power dissipation. As an example of the application of these tech­ niques, the design of a power-optimized lO-bit pipeline AID converter (ADC) that achieves =1. 67 mW per MS/s of sampling rate from 1 MS/s to 20 MS/s is described. 2. Techniques for CMOS Video-Rate AID Conversion Analog-to-digital conversion techniques can be categorized in many ways. One convenient means of comparing techniques is to examine the number of "analog clock cycles" required to produce one effective output sample of the signal being quantized.