Applied Reconfigurable Computing. Architectures, Tools, and Applications: 14th International Symposium, ARC 2018, Santorini, Greece, May 2-4, 2018, Proceedings: Lecture Notes in Computer Science, cartea 10824
Editat de Nikolaos Voros, Michael Huebner, Georgios Keramidas, Diana Goehringer, Christos Antonopoulos, Pedro C. Dinizen Limba Engleză Paperback – 8 apr 2018
Din seria Lecture Notes in Computer Science
- 20% Preț: 1061.55 lei
- 20% Preț: 307.71 lei
- 20% Preț: 438.69 lei
- 20% Preț: 645.28 lei
- Preț: 410.88 lei
- 15% Preț: 580.46 lei
- 17% Preț: 427.22 lei
- 20% Preț: 596.46 lei
- Preț: 381.21 lei
- 20% Preț: 353.50 lei
- 20% Preț: 1414.79 lei
- 20% Preț: 309.90 lei
- 20% Preț: 583.40 lei
- 20% Preț: 1075.26 lei
- 20% Preț: 310.26 lei
- 20% Preț: 655.02 lei
- 20% Preț: 580.93 lei
- 20% Preț: 340.32 lei
- 15% Preț: 438.59 lei
- 20% Preț: 591.51 lei
- 20% Preț: 649.49 lei
- 20% Preț: 337.00 lei
- Preț: 449.57 lei
- 20% Preț: 607.39 lei
- 20% Preț: 1024.44 lei
- 20% Preț: 579.30 lei
- 20% Preț: 763.23 lei
- 20% Preț: 453.32 lei
- 20% Preț: 575.48 lei
- 20% Preț: 585.88 lei
- 20% Preț: 825.93 lei
- 20% Preț: 763.23 lei
- 17% Preț: 360.19 lei
- 20% Preț: 1183.14 lei
- 20% Preț: 340.32 lei
- 20% Preț: 504.57 lei
- 20% Preț: 369.12 lei
- 20% Preț: 583.40 lei
- 20% Preț: 343.62 lei
- 20% Preț: 350.21 lei
- 20% Preț: 764.89 lei
- 20% Preț: 583.40 lei
- Preț: 389.48 lei
- 20% Preț: 341.95 lei
- 20% Preț: 238.01 lei
- 20% Preț: 538.29 lei
Preț: 355.80 lei
Preț vechi: 444.75 lei
-20% Nou
Puncte Express: 534
Preț estimativ în valută:
68.09€ • 70.100$ • 56.59£
68.09€ • 70.100$ • 56.59£
Carte tipărită la comandă
Livrare economică 21 martie-04 aprilie
Preluare comenzi: 021 569.72.76
Specificații
ISBN-13: 9783319788890
ISBN-10: 3319788892
Pagini: 715
Ilustrații: XVI, 753 p. 333 illus.
Dimensiuni: 155 x 235 mm
Greutate: 1.06 kg
Ediția:1st ed. 2018
Editura: Springer International Publishing
Colecția Springer
Seriile Lecture Notes in Computer Science, Theoretical Computer Science and General Issues
Locul publicării:Cham, Switzerland
ISBN-10: 3319788892
Pagini: 715
Ilustrații: XVI, 753 p. 333 illus.
Dimensiuni: 155 x 235 mm
Greutate: 1.06 kg
Ediția:1st ed. 2018
Editura: Springer International Publishing
Colecția Springer
Seriile Lecture Notes in Computer Science, Theoretical Computer Science and General Issues
Locul publicării:Cham, Switzerland
Cuprins
Machine Learning and Neural Networks.- Approximate FPGA-based LSTMs under Computation Time Constraints.- Redundancy-reduced MobileNet Acceleration on Reconfigurable Logic For ImageNet Classification.- Accuracy to Throughput Trade-offs for Reduced Precision Neural Networks on Reconfigurable Logic.- Deep Learning on High Performance FPGA Switching Boards: Flow-in-Cloud.- SqueezeJet: High-level Synthesis Accelerator Design for Deep Convolutional Neural Networks.- Efficient hardware acceleration of recommendation engines: a use case on collaborative filtering.- FPGA-based Design and CGRA Optimizations.- VerCoLib: Fast and Versatile Communication for FPGAs via PCI Express.- Performance Estimation of FPGA Modules for Modular Design Methodology using Artificial Neural Network.- Achieving Efficient Realization of Kalman Filter on CGRA through Algorithm-Architecture Co-design.- FPGA-based Memory Efficient Shift-And Algorithm for Regular Expression Matching.- Towards an optimized multi FPGA architecture with STDM network: a preliminary study.- Applications and Surveys.- An FPGA/HMC-based Accelerator for Resolution Proof Checking.- An Efficient FPGA Implementation of the Big Bang-Big Crunch Optimization Algorithm.- ReneGENE-GI: Empowering Precision Genomics with FPGAs on HPCs.-FPGA-based Parallel Pattern Matching.- Embedded Vision Systems: A Review of the Literature.- A Survey of Low Power Design Techniques for Last Level Caches.- Fault-Tolerance, Security and Communication Architectures.- ISA-DTMR: Selective Protection in Configurable Heterogeneous Multicores.- Analyzing AXI Streaming Interface for Hardware Acceleration in AP-SoC under Soft Errors.- High Performance UDP/IP 40Gb Ethernet Stack for FPGAs.- Tackling Wireless Sensor Network Heterogeneity Through Novel Reconfigurable Gateway Approach.- A Low-Power FPGA-Based Architecture for Microphone Arrays in Wireless Sensor Networks.- A Hybrid FPGA Trojan Detection Technique Based-on Combinatorial Testing and On-chip Sensing.-HoneyWiN: Novel Honeycomb-based Wireless NoC Architecture in Many-Core Era.- Reconfigurable and Adaptive Architectures.- Fast Partial Reconfiguration on SRAM-based FPGAs: A Frame-Driven Routing Approach.- A Dynamic Partial Reconfigurable Overlay Framework for Python.- Runtime Adaptive Cache for the LEON3 Processor.- Exploiting Partial Reconfiguration on a Dynamic Coarse Grained Reconfigurable Architecture.- DIM-VEX: Exploiting Design Time Configurability and Runtime Reconfigurability.- The use of HACP+SBT lossless compression in optimizing memory bandwidth requirement for hardware implementation of background modelling algorithms.- A Reconfigurable PID Controller.- Design Methods and Fast Prototyping.- High-Level Synthesis of Software-defined MPSoCs.- Improved High-Level Synthesis for Complex CellML Models.- An Intrusive Dynamic Reconfigurable Cycle-accurate Debugging System for Embedded Processors.- Rapid prototyping and verification of hardware modules generated using HLS.- Comparing C and SystemC Based HLS Methods for Reconfigurable Systems Design.- Fast DSE for Automated Parallelization of Embedded Legacy Applications.- Control Flow Analysis for Embedded Multi-Core Hybrid Systems.- FPGA-based Design and Applications.- A Low-Cost BRAM-based Function Reuse for Configurable Soft-Core Processors in FPGAs.- A Parallel-Pipelined OFDM Baseband Modulator with Dynamic Frequency Scaling for 5G Systems.- Area-Energy Aware Dataow Optimisation of Visual Tracking Systems.- Fast Carry Chain based Architectures for Two's Complement to CSD Recoding on FPGAs.- Exploring Functional Acceleration of OpenCL on FPGAs and GPUs Through Platform-Independent Optimizations.- ReneGENE-Novo: Co-designed Algorithm-Architecture for Accelerated Preprocessing and Assembly of Genomic Short Reads.- An OpenCL Implementation of WebP Accelerator on FPGAs.- Efficient Multitasking on FPGA Using HDL-based Checkpointing.- High Level Synthesis Implementation of Object Tracking Algorithm on ReconfigurableHardware.- Reconfigurable FPGA-Based Channelization Using Polyphase Filter Banks for Quantum Computing Systems.- Reconfigurable IP-Based Spectral Interference Canceller.- FPGA-Assisted Distribution Grid Simulator.- Analyzing the Use of Taylor Series Approximation in Hardware and Embedded Software for Good Cost-Accuracy Tradeoffs.- Special Session: Research Projects.- CGRA Tool Flow for Fast Run-Time Reconfiguration.- Seamless FPGA deployment over Spark in cloud computing: A use case on Machine learning hardware acceleration.- The ARAMiS Project Initiative: Multicore Systems in Safety- and Mixed-Critical Applications.- Mapping and scheduling hard real time applications on multicore systems - The ARGO approach.- Robots in assisted living environments as an unobtrusive, efficient, reliable and modular solution for independent ageing: The RADIO Experience.- HLS Algorithmic Explorations for HPC Execution on Reconfigurable Hardware ECOSCALE.- Supporting uTilities for Heterogeneous EMbeddedimage processing platforms (STHEM): An Overview.