Cantitate/Preț
Produs

CMOS Single Chip Fast Frequency Hopping Synthesizers for Wireless Multi-Gigahertz Applications: Design Methodology, Analysis, and Implementation: Analog Circuits and Signal Processing

Autor Taoufik Bourdi, Izzet Kale
en Limba Engleză Hardback – 14 mar 2007
Recently, wireless LAN standards have emerged in the market. Those standards operate in various frequency ranges. To reduce component count, it is of importance to design a multi-mode frequency synthesizer that serves all wireless LAN standards including 802.11a, 802.11b and 802.11g standards. With different specifications for those standards, designing integer-based phase-locked loop frequency synthesizers can not be achieved. Fractional-N frequency synthesizers offer the solution required for a common multi-mode local oscillator. Those fractional-N synthesizers are based on delta-sigma modulators which in combination with a divider yield the fractional division required for the desired frequency of interest.
In CMOS Single Chip Fast Frequency Hopping Synthesizers for Wireless Multi-Gigahertz Applications, the authors outline detailed design methodology for fast frequency hopping synthesizers for RF and wireless communications applications. Great emphasis on fractional-N delta-sigma based phase locked loops from specifications, system analysis and architecture planning to circuit design and silicon implementation.
The book describes an efficient design and characterization methodology that has been developed to study loop trade-offs in both open and close loop modelling techniques. This is based on a simulation platform that incorporates both behavioral models and measured/simulated sub-blocks of the chosen frequency synthesizer. The platform predicts accurately the phase noise, spurious and switching performance of the final design. Therefore excellent phase noise and spurious performance can be achieved while meeting all the specified requirements. The design methodology reduces the need for silicon re-spin enabling circuit designers to directly meet cost, performance and schedule milestones.
The developed knowledge and techniques have been used in the successful design and implementation of two high speed multi-modefractional-N frequency synthesizers for the IEEE 801.11a/b/g standards. Both synthesizer designs are described in details.
Citește tot Restrânge

Toate formatele și edițiile

Toate formatele și edițiile Preț Express
Paperback (1) 61857 lei  6-8 săpt.
  SPRINGER NETHERLANDS – 19 noi 2010 61857 lei  6-8 săpt.
Hardback (1) 62459 lei  6-8 săpt.
  SPRINGER NETHERLANDS – 14 mar 2007 62459 lei  6-8 săpt.

Din seria Analog Circuits and Signal Processing

Preț: 62459 lei

Preț vechi: 73481 lei
-15% Nou

Puncte Express: 937

Preț estimativ în valută:
11953 12572$ 9957£

Carte tipărită la comandă

Livrare economică 03-17 ianuarie 25

Preluare comenzi: 021 569.72.76

Specificații

ISBN-13: 9781402059278
ISBN-10: 1402059272
Pagini: 224
Ilustrații: XII, 208 p.
Dimensiuni: 155 x 235 x 16 mm
Greutate: 0.49 kg
Ediția:2007
Editura: SPRINGER NETHERLANDS
Colecția Springer
Seria Analog Circuits and Signal Processing

Locul publicării:Dordrecht, Netherlands

Public țintă

Research

Cuprins

Wireless Communication Systems.- Phase-Locked Loop Frequency Synthesizers.- System Simulation of ?-?-Based Fractional-N Synthesizers.- Multimode ?-?-Based Fractional-N Frequency Synthesizer.- Improved Performance Fractional-N Frequency Synthesizer.- Conclusion And Further Work.

Caracteristici

Covers in detail an efficient design methodology from system specifications to Silicon implementation that reduces silicon re-spin by meeting specifications first time round Covers in great detail all design and implementation issues associated with Delta-Sigma based Fractional-N synthesizers Provides an efficient modelling and simulation technique that can be applied both open loop and close loop to accurately predict the designed synthesizer performance The developed techniques in the book can help in designing very low noise, high speed fractional-N frequency synthesizers