Cantitate/Preț
Produs

Complete Symbolic Simulation of SystemC Models: Efficient Formal Verification of Finite Non-Terminating Programs: BestMasters

Autor Vladimir Herdt
en Limba Engleză Paperback – 29 mar 2016
In hismaster thesis, Vladimir Herdt presents a novel approach, called completesymbolic simulation, for a more efficient verification ofmuch larger (non-terminating) SystemC programs. Theapproach combines symbolic simulation with stateful model checking and allowsto verify safety properties in (cyclic) finite state spaces, by exhaustiveexploration of all possible inputs and process schedulings. The state explosionproblem is alleviated by integrating two complementary reduction techniques. Comparedto existing approaches, the complete symbolic simulation works more efficiently,and therefore can provide correctness proofs for larger systems, which is oneof the most challenging tasks, due to the ever increasing complexity.
Citește tot Restrânge

Din seria BestMasters

Preț: 32613 lei

Preț vechi: 40766 lei
-20% Nou

Puncte Express: 489

Preț estimativ în valută:
6242 6492$ 5231£

Carte tipărită la comandă

Livrare economică 13-27 martie

Preluare comenzi: 021 569.72.76

Specificații

ISBN-13: 9783658126797
ISBN-10: 3658126795
Pagini: 163
Ilustrații: XIX, 162 p. 26 illus.
Dimensiuni: 148 x 210 x 11 mm
Greutate: 0.25 kg
Ediția:1st ed. 2016
Editura: Springer Fachmedien Wiesbaden
Colecția Springer Vieweg
Seria BestMasters

Locul publicării:Wiesbaden, Germany

Cuprins

Verification of Systems .- Introduction to Formal Verification ofSystemC Models.- Symbolic Model Checking with Partial Order Reduction.- EfficientSymbolic State Matching using State Subsumption.- Heuristic Approaches forSymbolic State Matching.- Evaluation of Proposed Techniques.

Notă biografică

Vladimir Herdt is working as ResearchAssistant in the Group of Computer Architecture at the University of Bremen,where he is pursuing his PhD degree. 

Textul de pe ultima copertă

In hismaster thesis, Vladimir Herdt presents a novel approach, called completesymbolic simulation, for a more efficient verification ofmuch larger (non-terminating) SystemC programs. Theapproach combines symbolic simulation with stateful model checking and allowsto verify safety properties in (cyclic) finite state spaces, by exhaustiveexploration of all possible inputs and process schedulings. The state explosionproblem is alleviated by integrating two complementary reduction techniques. Comparedto existing approaches, the complete symbolic simulation works more efficiently,and therefore can provide correctness proofs for larger systems, which is oneof the most challenging tasks, due to the ever increasing complexity.
Contents
  • Verification of Systems
  • Introduction toFormal Verification of SystemC Models
  • Symbolic ModelChecking with Partial Order Reduction
  • Efficient SymbolicState Matching using State Subsumption
  • Heuristic Approachesfor Symbolic State Matching
  • Evaluation ofProposed Techniques
 TargetGroups

  • Lecturers and Studentsof Computer Sciences and Electrical Engineering
  • Hardware Designersand Verification Engineers using SystemC
TheAuthor

Vladimir Herdt is working as ResearchAssistant in the Group of Computer Architecture at the University of Bremen,where he is pursuing his PhD degree.
 



Caracteristici

Study in Computer Sciences Includes supplementary material: sn.pub/extras