Cantitate/Preț
Produs

Functional Verification of Dynamically Reconfigurable FPGA-based Systems

Autor Lingkan Gong, Oliver Diessel
en Limba Engleză Hardback – 27 oct 2014
This book analyzes the challenges in verifying Dynamically Reconfigurable Systems (DRS) with respect to the user design and the physical implementation of such systems. The authors describe the use of a simulation-only layer to emulate the behavior of target FPGAs and accurately model the characteristic features of reconfiguration. Readers are enabled with this simulation-only layer to maintain verification productivity by abstracting away the physical details of the FPGA fabric. Two implementations of the simulation-only layer are included: Extended Re Channel is a System C library that can be used to check DRS designs at a high level; ReSim is a library to support RTL simulation of a DRS reconfiguring both its logic and state. Through a number of case studies, the authors demonstrate how their approach integrates seamlessly with existing, mainstream DRS design flows and with well-established verification methodologies such as top-down modeling and coverage-driven verification.
Citește tot Restrânge

Toate formatele și edițiile

Toate formatele și edițiile Preț Express
Paperback (1) 61934 lei  43-57 zile
  Springer International Publishing – 23 aug 2016 61934 lei  43-57 zile
Hardback (1) 62540 lei  43-57 zile
  Springer International Publishing – 27 oct 2014 62540 lei  43-57 zile

Preț: 62540 lei

Preț vechi: 73577 lei
-15% Nou

Puncte Express: 938

Preț estimativ în valută:
11970 12476$ 9965£

Carte tipărită la comandă

Livrare economică 06-20 ianuarie 25

Preluare comenzi: 021 569.72.76

Specificații

ISBN-13: 9783319068374
ISBN-10: 3319068377
Pagini: 216
Ilustrații: XXI, 216 p. 72 illus., 48 illus. in color.
Dimensiuni: 155 x 235 x 17 mm
Greutate: 0.51 kg
Ediția:2015
Editura: Springer International Publishing
Colecția Springer
Locul publicării:Cham, Switzerland

Public țintă

Research

Cuprins

Introduction.- Verification Challenges.- Modeling Reconfiguration.- Getting Started with Verification.- Case Studies.- References Designs.- Conclusions.- Appendix A: Bugs Detected in Case Studies.- Appendix B: Inside the ReSim Library.- References.

Textul de pe ultima copertă

This book analyzes the challenges in verifying Dynamically Reconfigurable Systems (DRS) with respect to the user design and the physical implementation of such systems. The authors describe the use of a simulation-only layer to emulate the behavior of target FPGAs and accurately model the characteristic features of reconfiguration. Readers are enabled with this simulation-only layer to maintain verification productivity by abstracting away the physical details of the FPGA fabric.  Two implementations of the simulation-only layer are included: Extended ReChannel is a SystemC library that can be used to check DRS designs at a high level; ReSim is a library to support RTL simulation of a DRS reconfiguring both its logic and state. Through a number of case studies, the authors demonstrate how their approach integrates seamlessly with existing, mainstream DRS design flows and with well-established verification methodologies such as top-down modeling and coverage-driven verification.
  • Provides researchers with an in-depth understanding of the challenges in verifying dynamically reconfigurable systems and the state-of-the-art methods used to overcome them;
  • Guides engineers with systematic approaches and tools to achieve verification closure in their dynamically reconfigurable projects;
  • Includes a comprehensive set of case studies, with an analysis of real bugs detected in the designs described;
  • Uses tools and techniques compatible with mainstream products (e.g. Xilinx/Altera tools, ModelSim simulator, Verilog/VHDL design language, etc. …).

Caracteristici

Provides researchers with an in-depth understanding of the challenges in verifying dynamically reconfigurable systems and the state-of-the-art methods used to overcome them Guides engineers with systematic approaches and tools to achieve verification closure in their dynamically reconfigurable projects Includes a comprehensive set of case studies, with an analysis of real bugs detected in the designs described Uses tools and techniques compatible with mainstream products (e.g. Xilinx/Altera tools, Model Sim simulator, Verilog/VHDL design language, etc. …)