Noise-Shaping All-Digital Phase-Locked Loops: Modeling, Simulation, Analysis and Design: Analog Circuits and Signal Processing
Autor Francesco Brandonisio, Michael Peter Kennedyen Limba Engleză Hardback – 8 ian 2014
Toate formatele și edițiile | Preț | Express |
---|---|---|
Paperback (1) | 622.48 lei 6-8 săpt. | |
Springer International Publishing – 27 aug 2016 | 622.48 lei 6-8 săpt. | |
Hardback (1) | 627.11 lei 6-8 săpt. | |
Springer International Publishing – 8 ian 2014 | 627.11 lei 6-8 săpt. |
Din seria Analog Circuits and Signal Processing
- 9% Preț: 628.98 lei
- Preț: 380.54 lei
- 15% Preț: 623.45 lei
- 15% Preț: 618.46 lei
- 15% Preț: 629.06 lei
- 15% Preț: 623.93 lei
- 18% Preț: 922.73 lei
- 18% Preț: 899.86 lei
- 15% Preț: 626.15 lei
- 15% Preț: 628.89 lei
- 15% Preț: 627.11 lei
- 15% Preț: 618.78 lei
- 18% Preț: 869.10 lei
- 18% Preț: 925.37 lei
- 15% Preț: 619.77 lei
- 15% Preț: 628.07 lei
- 18% Preț: 819.45 lei
- 15% Preț: 629.19 lei
- 15% Preț: 626.97 lei
- 18% Preț: 928.64 lei
- 15% Preț: 629.52 lei
- 15% Preț: 619.09 lei
- 15% Preț: 622.64 lei
- 15% Preț: 621.67 lei
- 15% Preț: 622.81 lei
- 18% Preț: 925.06 lei
- 18% Preț: 925.53 lei
- 18% Preț: 922.44 lei
- 18% Preț: 1090.35 lei
- 15% Preț: 623.45 lei
- 15% Preț: 620.39 lei
- 15% Preț: 622.94 lei
- 18% Preț: 870.01 lei
- 18% Preț: 923.66 lei
- 18% Preț: 1358.97 lei
- 18% Preț: 1092.67 lei
- 15% Preț: 620.85 lei
- 15% Preț: 628.07 lei
- 15% Preț: 625.67 lei
- 15% Preț: 629.52 lei
- 18% Preț: 928.64 lei
- 15% Preț: 627.75 lei
- 15% Preț: 627.93 lei
- 15% Preț: 618.64 lei
- 18% Preț: 923.83 lei
- 15% Preț: 628.24 lei
- 20% Preț: 555.52 lei
- 18% Preț: 983.05 lei
- 18% Preț: 924.13 lei
Preț: 627.11 lei
Preț vechi: 737.78 lei
-15% Nou
Puncte Express: 941
Preț estimativ în valută:
120.03€ • 124.76$ • 99.43£
120.03€ • 124.76$ • 99.43£
Carte tipărită la comandă
Livrare economică 05-19 februarie 25
Preluare comenzi: 021 569.72.76
Specificații
ISBN-13: 9783319036588
ISBN-10: 3319036580
Pagini: 192
Ilustrații: XIII, 177 p. 145 illus., 79 illus. in color.
Dimensiuni: 155 x 235 x 16 mm
Greutate: 0.41 kg
Ediția:2014
Editura: Springer International Publishing
Colecția Springer
Seria Analog Circuits and Signal Processing
Locul publicării:Cham, Switzerland
ISBN-10: 3319036580
Pagini: 192
Ilustrații: XIII, 177 p. 145 illus., 79 illus. in color.
Dimensiuni: 155 x 235 x 16 mm
Greutate: 0.41 kg
Ediția:2014
Editura: Springer International Publishing
Colecția Springer
Seria Analog Circuits and Signal Processing
Locul publicării:Cham, Switzerland
Public țintă
ResearchCuprins
Introduction.- Phase Digitization in All-Digital PLLs.- A Unifying Framework for TDC Architectures.- Analytical Predictions of Phase Noise in ADPLLs.- Advantages of Noise Shaping and Dither.- Efficient Modeling and Simulation of Accumulator-Based ADPLLs.- Modelling and Estimating Phase Noise with Matlab.
Textul de pe ultima copertă
This book presents a novel approach to the analysis and design of all-digital phase-locked loops (ADPLLs), technology widely used in wireless communication devices. The authors provide an overview of ADPLL architectures, time-to-digital converters (TDCs) and noise shaping. Realistic examples illustrate how to analyze and simulate phase noise in the presence of sigma-delta modulation and time-to-digital conversion. Readers will gain a deep understanding of ADPLLs and the central role played by noise-shaping. A range of ADPLL and TDC architectures are presented in unified manner. Analytical and simulation tools are discussed in detail. Matlab code is included that can be reused to design, simulate and analyze the ADPLL architectures that are presented in the book.
• Discusses in detail a wide range of all-digital phase-locked loops architectures;
• Presents a unified framework in which to model time-to-digital converters for ADPLLs;
• Explains a procedure to predict and simulate phase noise in oscillators and ADPLLs;
• Describes an efficient approach to model ADPLLS;
• Includes Matlab code to reproduce the examples in the book.
• Discusses in detail a wide range of all-digital phase-locked loops architectures;
• Presents a unified framework in which to model time-to-digital converters for ADPLLs;
• Explains a procedure to predict and simulate phase noise in oscillators and ADPLLs;
• Describes an efficient approach to model ADPLLS;
• Includes Matlab code to reproduce the examples in the book.
Caracteristici
Discusses in detail a wide range of all-digital phase-locked loops architectures Presents a unified framework in which to model time-to-digital converters for ADPLLs Explains a procedure to predict and simulate phase noise in oscillators and ADPLLs Describes an efficient approach to model ADPLLS Includes Simulink and Matlab code to reproduce the examples in the book Includes supplementary material: sn.pub/extras