Hardware Description Languages and their Applications: Specification, modelling, verification and synthesis of microelectronic systems: IFIP Advances in Information and Communication Technology
Editat de Carlos Delgado Kloos, Eduard Cernyen Limba Engleză Paperback – 8 ian 2013
Toate formatele și edițiile | Preț | Express |
---|---|---|
Paperback (1) | 973.58 lei 6-8 săpt. | |
Springer Us – 8 ian 2013 | 973.58 lei 6-8 săpt. | |
Hardback (1) | 979.92 lei 6-8 săpt. | |
Springer Us – 30 apr 1997 | 979.92 lei 6-8 săpt. |
Din seria IFIP Advances in Information and Communication Technology
- 20% Preț: 170.51 lei
- 20% Preț: 615.74 lei
- 20% Preț: 334.61 lei
- Preț: 390.74 lei
- 20% Preț: 330.39 lei
- 20% Preț: 335.27 lei
- 20% Preț: 503.41 lei
- 17% Preț: 523.40 lei
- 20% Preț: 502.06 lei
- 17% Preț: 488.96 lei
- 20% Preț: 501.04 lei
- 20% Preț: 403.20 lei
- 15% Preț: 696.90 lei
- 20% Preț: 1162.12 lei
- 20% Preț: 1266.50 lei
- 18% Preț: 1206.49 lei
- 20% Preț: 1260.36 lei
- 18% Preț: 1203.52 lei
- 18% Preț: 936.95 lei
- 18% Preț: 937.13 lei
- 18% Preț: 929.05 lei
- 18% Preț: 932.30 lei
- 15% Preț: 634.60 lei
- 18% Preț: 943.92 lei
- 20% Preț: 1266.35 lei
- 20% Preț: 981.84 lei
- 18% Preț: 933.22 lei
- 20% Preț: 1262.14 lei
- 20% Preț: 979.08 lei
- 15% Preț: 634.91 lei
- 20% Preț: 1255.16 lei
- 20% Preț: 1890.45 lei
- 20% Preț: 1264.24 lei
- 18% Preț: 940.54 lei
- 18% Preț: 930.76 lei
- 18% Preț: 1203.70 lei
- 20% Preț: 1256.30 lei
- 18% Preț: 936.95 lei
- 18% Preț: 931.99 lei
- 20% Preț: 1270.71 lei
- 18% Preț: 940.07 lei
- 20% Preț: 634.91 lei
- 18% Preț: 1214.40 lei
- 20% Preț: 1262.78 lei
- 18% Preț: 1210.23 lei
- 20% Preț: 976.34 lei
- 20% Preț: 1267.18 lei
- 20% Preț: 970.50 lei
- 18% Preț: 1802.33 lei
Preț: 973.58 lei
Preț vechi: 1216.97 lei
-20% Nou
Puncte Express: 1460
Preț estimativ în valută:
186.41€ • 194.11$ • 154.66£
186.41€ • 194.11$ • 154.66£
Carte tipărită la comandă
Livrare economică 14-28 februarie
Preluare comenzi: 021 569.72.76
Specificații
ISBN-13: 9781475753875
ISBN-10: 147575387X
Pagini: 364
Ilustrații: X, 350 p.
Dimensiuni: 155 x 235 x 19 mm
Greutate: 0.51 kg
Ediția:Softcover reprint of the original 1st ed. 1997
Editura: Springer Us
Colecția Springer
Seria IFIP Advances in Information and Communication Technology
Locul publicării:New York, NY, United States
ISBN-10: 147575387X
Pagini: 364
Ilustrații: X, 350 p.
Dimensiuni: 155 x 235 x 19 mm
Greutate: 0.51 kg
Ediția:Softcover reprint of the original 1st ed. 1997
Editura: Springer Us
Colecția Springer
Seria IFIP Advances in Information and Communication Technology
Locul publicării:New York, NY, United States
Public țintă
ResearchCuprins
1 Synchronous languages for hardware and software reactive systems.- 2 Towards a complete design method for embedded systems using Predicate/Transition-Nets.- 3 Simplifying data operations for formal verification.- 4 CTL and equivalent sublanguages of CTL.- 5 Verifying linear temporal properties of data intensive controllers using finite instantiations.- 6 A high-level language for programming complex temporal behaviors and its translation into synchronous circuits (poster abstract).- 7 System-level hardware design with ?-charts (poster abstract).- 8 Interface synthesis in embedded hardware-software systems (poster abstract).- 9 TripleS-a formal validation environment for functional specifications (poster abstract).- 10 SOFHIA: a CAD environment to design digital control systems (poster abstract).- 11 Compiling the language BALSA to delay insensitive hardware (poster abstract).- 12 High-level synthesis of structured data paths (poster abstract).- 13 Characterizing a portable subset of behavioural VHDL-93.- 14 Algebra of communicating timing charts for describing and verifying hardware interfaces.- 15 A formal proof of absence of deadlock for any acyclic network of PCI buses.- 16 Behavioural modelling of sampled-data with HDL-A and ABSynth.- 17 Hardware description languages in practical design flows.- 18 VHDL generation from SDL specification.- 19 Exploiting isomorphism for speeding up instance-binding in an integrated scheduling allocation and assignment approach to architectural synthesis.- 20 Verification of large systems in silicon (special talk).- 21 The Shall Design test Development model for hardware systems.- 22 Modular operational semantic specification of transport triggered architectures.- 23 The world of I/O: a rich application area for formal methods(invited talk).- 24 Abstract modelling of asynchronous micropipeline systems using Rainbow.- 25 A new partial order reduction algorithm for concurrent system verification (short talk).- 26 VHDL power simulator: power analysis at gate level.- 27 Object oriented extensions to VHDL. the LaMI proposal.- Index of contributors.- Keyword index.