Cantitate/Preț
Produs
Total produse
Vezi coșul
Modeling, Analysis and Optimization of Network-on-Chip Communication Architectures de Umit Y. Ogras

Modeling, Analysis and Optimization of Network-on-Chip Communication Architectures: Lecture Notes in Electrical Engineering, cartea 184

Autor Umit Y. Ogras, Radu Marculescu
en Limba Engleză Hardback – 26 mar 2013
Traditionally, design space exploration for Systems-on-Chip (SoCs) has focused on the computational aspects of the problem at hand. However, as the number of components on a single chip and their performance continue to increase, the communication architecture plays a major role in the area, performance and energy consumption of the overall system. As a result, a shift from computation-based to communication-based design becomes mandatory. Towards this end, network-on-chip (NoC) communication architectures have emerged recently as a promising alternative to classical bus and point-to-point communication architectures.
In this dissertation, we study outstanding research problems related to modeling, analysis and optimization of NoC communication architectures. More precisely, we present novel design methodologies, software tools and FPGA prototypes to aid the design of application-specific NoCs.
Citește tot Restrânge

Toate formatele și edițiile

Toate formatele și edițiile Preț Express
Paperback (1) 63515 lei  6-8 săpt.
  SPRINGER NETHERLANDS – 3 apr 2015 63515 lei  6-8 săpt.
Hardback (1) 63843 lei  6-8 săpt.
  SPRINGER NETHERLANDS – 26 mar 2013 63843 lei  6-8 săpt.

Din seria Lecture Notes in Electrical Engineering

Preț: 63843 lei

Preț vechi: 75110 lei
-15% Nou

Puncte Express: 958
Preț estimativ în valută:
12218€ • 12659$ • 10197£

Carte tipărită la comandă

Livrare economică 21 martie-04 aprilie

 Adaugă în coș

Wish list
Gift list
Am citit!
Adaugă în listă
Preluare comenzi: 021 569.72.76

Specificații

ISBN-13: 9789400739574
ISBN-10: 9400739575
Pagini: 188
Ilustrații: XIV, 174 p.
Dimensiuni: 155 x 235 x 14 mm
Greutate: 0.36 kg
Ediția:2013
Editura: SPRINGER NETHERLANDS
Colecția Springer
Seria Lecture Notes in Electrical Engineering

Locul publicării:Dordrecht, Netherlands

Public țintă

Research

Cuprins

Introduction.- Literature Survey.- Motivational Example: MPEG-2 Encoder Design.- Target NoC Platform.- NoCPerformance Analysis.- Application-specific NoC Architecture Custimization using Long-range Links.- Analysis and Optimization of Prediction-based Flow Control in Networks-on-Chip.- Design and Management of VFI Partition Networks-on-Chip.- Conclusion.- Bibliography.- Appendix A. Tools and FPGA prototype.- Appendix B. Experiments using the Single-chip Cloud Computer (SCC) Platform.

Textul de pe ultima copertă

Traditionally, design space exploration for Systems-on-Chip (SoCs) has focused on the computational aspects of the problem at hand. However, as the number of components on a single chip and their performance continue to increase, the communication architecture plays a major role in the area, performance and energy consumption of the overall system. As a result, a shift from computation-based to communication-based design becomes mandatory. Towards this end, network-on-chip (NoC) communication architectures have emerged recently as a promising alternative to classical bus and point-to-point communication architectures.
This book explores outstanding research problems related to modeling, analysis and optimization of NoC communication architectures. More precisely, we present novel design methodologies, software tools and FPGA prototypes to aid the design of application-specific NoCs.

Caracteristici

Presented is a mathematical model for on-chip routers and use this model for NoC performance analysis Our performance analysis approach can be used not only to obtain fast and accurate performance estimates, but also to guide the NoC design process within an optimization loop, since it can be performed much faster than simulation Presented is a methodology to automatically synthesize an NoC architecture which is a superposition of a few long-range links and a standard mesh network The few application-specific longrange links we insert significantly increase the critical traffic workload at which the network transitions from a free to a congested state This way, we can exploit the benefits offered by both complete regularity and partial topology customization Considered is a flow control algorithms specifically developed for NoCs and propose a predictive closed-loop flow control mechanism Our technique controls the packet injection rate at traffic sources in order to regulate the total number of packets in the network Experiments on an FPGA prototype and simulation results demonstrate that significant reduction in the average and maximum packet latency is achieved due to the proposed controller Increasing energy consumption and synchronization are major problems in the design of NoCs To this end, we present a design methodology for partitioning an NoC architecture into multiple voltage-frequency islands (VFIs) and assigning supply and threshold voltage levels to each VFI Simulation results show about 40% savings for a real video application.VFIs Finally, we support our theoretical findings by actual FPGA-based implementations Includes supplementary material: sn.pub/extras