Cantitate/Preț
Produs
Total produse
Vezi coșul
Phase Change Memory: From Devices to Systems de Naveen Muralimanohar

Phase Change Memory: From Devices to Systems: Synthesis Lectures on Computer Architecture

Autor Naveen Muralimanohar, Moinuddin K. Qureshi, Sudhanva Gurumurthi, Bipin Rajendran
en Limba Engleză Paperback – 2 dec 2011
As conventional memory technologies such as DRAM and Flash run into scaling challenges, architects and system designers are forced to look at alternative technologies for building future computer systems. This synthesis lecture begins by listing the requirements for a next generation memory technology and briefly surveys the landscape of novel non-volatile memories. Among these, Phase Change Memory (PCM) is emerging as a leading contender, and the authors discuss the material, device, and circuit advances underlying this exciting technology. The lecture then describes architectural solutions to enable PCM for main memories. Finally, the authors explore the impact of such byte-addressable non-volatile memories on future storage and system designs. Table of Contents: Next Generation Memory Technologies / Architecting PCM for Main Memories / Tolerating Slow Writes in PCM / Wear Leveling for Durability / Wear Leveling Under Adversarial Settings / Error Resilience in Phase Change Memories /Storage and System Design With Emerging Non-Volatile Memories
Citește tot Restrânge

Din seria Synthesis Lectures on Computer Architecture

  • 18% PRINCIPLES OF SECURE PROCESSOR
    Preț: 69022 lei
  • 20% Shared-Memory Synchronization
    Preț: 27118 lei
  • Hardware and Software Support for Virtualization
    Preț: 43678 lei
  • Fault Tolerant Computer Architecture
    Preț: 25138 lei
  • Deep Learning for Computer Architects
    Preț: 39773 lei
  • Performance Analysis and Tuning for General Purpose Graphics Processing Units (GPGPU)
    Preț: 21833 lei
  • Space-Time Computing with Temporal Neural Networks
    Preț: 37393 lei
  • In-/Near-Memory Computing
    Preț: 46292 lei
  • Shared-Memory Synchronization
    Preț: 34052 lei
  • A Primer on Memory Consistency and Cache Coherence, Second Edition
    Preț: 47559 lei
  • Automatic Parallelization: An Overview of Fundamental Compiler Techniques
    Preț: 25510 lei
  • Transactional Memory, Second Edition
    Preț: 31136 lei
  • Introduction to Reconfigurable Supercomputing
    Preț: 25065 lei
  • High Performance Datacenter Networks: Architectures, Algorithms, and Opportunities
    Preț: 18749 lei
  • Principles of Secure Processor Architecture Design
    Preț: 43320 lei
  • Quantum Computing for Computer Architects, Second Edition
    Preț: 30727 lei
  • Data Orchestration in Deep Learning Accelerators
    Preț: 43262 lei
  • Optimization and Mathematical Modeling in Computer Architecture
    Preț: 25436 lei
  • Parallel Processing, 1980 to 2020
    Preț: 40235 lei
  • On-Chip Networks, Second Edition
    Preț: 37319 lei
  • Quantum Computer Systems: Research for Noisy Intermediate-Scale Quantum Computers
    Preț: 46865 lei
  • Multi-Core Cache Hierarchies
    Preț: 25415 lei
  • Single-Instruction Multiple-Data Execution
    Preț: 33386 lei
  • Architectural and Operating System Support for Virtual Memory
    Preț: 36931 lei
  • Power-Efficient Computer Architectures: Recent Advances
    Preț: 25028 lei
  • Datacenter Design and Management: A Computer Architect’s Perspective
    Preț: 25195 lei
  • Dynamic Binary Modification: Tools, Techniques and Applications
    Preț: 18528 lei
  • A Primer on Hardware Prefetching
    Preț: 18418 lei
  • A Primer on Compression in the Memory Hierarchy
    Preț: 19843 lei
  • FPGA-Accelerated Simulation of Computer Systems
    Preț: 19806 lei
  • The Memory System: You Can't Avoid It, You Can't Ignore It, You Can't Fake It
    Preț: 19787 lei
  • Research Infrastructures for Hardware Accelerators
    Preț: 19916 lei
  • On-Chip Photonic Interconnects: A Computer Architect's Perspective
    Preț: 25101 lei
  • The Datacenter as a Computer: Designing Warehouse-Scale Machines, Third Edition
    Preț: 37151 lei
  • Analyzing Analytics
    Preț: 25212 lei
  • Cache Replacement Policies
    Preț: 24954 lei
  • Security Basics for Computer Architects
    Preț: 25101 lei
  • Deep Learning Systems: Algorithms, Compilers, and Processors for Large-Scale Production
    Preț: 44128 lei
  • Processor Microarchitecture: An Implementation Perspective
    Preț: 25158 lei
  • Robotic Computing on FPGAs
    Preț: 46811 lei
  • Computer Architecture Performance Evaluation Methods
    Preț: 20252 lei
  • Compiling Algorithms for Heterogeneous Systems
    Preț: 37302 lei
  • Innovations in the Memory System
    Preț: 43152 lei
  • Chip Multiprocessor Architecture: Techniques to Improve Throughput and Latency
    Preț: 25415 lei
  • Resilient Architecture Design for Voltage Variation
    Preț: 25305 lei
  • 20% Performance Analysis and Tuning for General Purpose Graphics Processing Units (Gpgpu): Challenges and Opportunities
    Preț: 28891 lei
  • Multithreading Architecture
    Preț: 25101 lei
  • Die-stacking Architecture
    Preț: 30209 lei

Preț: 25268 lei

Nou

Puncte Express: 379
Preț estimativ în valută:
4836€ • 5101$ • 4042£

Carte tipărită la comandă

Livrare economică 31 decembrie 24 - 14 ianuarie 25

 Adaugă în coș

Wish list
Gift list
Am citit!
Adaugă în listă
Preluare comenzi: 021 569.72.76

Specificații

ISBN-13: 9783031006074
ISBN-10: 3031006070
Ilustrații: XIV, 122 p.
Dimensiuni: 191 x 235 mm
Greutate: 0.25 kg
Editura: Springer International Publishing
Colecția Springer
Seria Synthesis Lectures on Computer Architecture

Locul publicării:Cham, Switzerland

Cuprins

Next Generation Memory Technologies.- Architecting PCM for Main Memories.- Tolerating Slow Writes in PCM.- Wear Leveling for Durability.- Wear Leveling Under Adversarial Settings.- Error Resilience in Phase Change Memories.- Storage and System Design With Emerging Non-Volatile Memories.

Notă biografică

Dr. Moinuddin Qureshi is an Associate Professor at Georgia Institute of Technology. His research interest includes computer architecture,memory system design,and leveraging emerging technology for scalable and efficient systems. He was a Research Staff Member at IBM T.J. Watson Research Center from 2007 to 2011, where he contributed to caching algorithms of Power 7 processor and conducted research studies on emerging non-volatile memory technologies. He received his Ph.D. (2007) and M.S. (2003) from the University of Texas at Austin, and BE (2000) from Mumbai University. He has published more than a dozen papers in flagship architecture conferences and holds five US patents.
Dr. Sudhanva Gurumurthi is an Associate Professor in the Computer Science Department at the University of Virginia. He received a BE degree from the College of Engineering Guindy, Chennai, India in 2000 and his Ph.D. from Penn State in 2005, both in the field of Computer Science and Engineering.Sudhanva's research interests include memory and storage systems, processor fault tolerance, and data center architecture. He has served on the program and organizing committees of several top computer architecture and systems conferences including ISCA, ASPLOS, HPCA, FAST, and SIGMETRICS. He has been an Associate Editor-in-Chief for IEEE Computer Architecture Letters (CAL) and currently serves as an Associate Editor. Sudhanva has held research positions at IBM Research and Intel and has served as a faculty consultant for Intel. Sudhanva is a recipient of the NSF CAREER Award and has received several research awards from NSF, Intel, Google, and HP. He is a Senior Member of the IEEE and the ACM.
Dr. Bipin Rajendran is a Master Inventor and Research Staff Member at IBM T.J. Watson Research Center, engaged in exploratory research on non-volatile memories and neuromorphic computation. He has contributed to works that led to the most advanced multi-level demonstration in PCM (Nirschl et al, IEDM'07), universal metrics for reliability characterization of PCM (Rajendran et al, VLSI Technology Symposium '08), analytical model for PCM operation (Rajendran et al, IEDM '08) and PCM data retention models (Y.H Shih et al, IEDM '08). He has published more than 30 papers in peer reviewed journals and conferences and holds 20 US patents. He has served as a member of the Emerging Research Devices Working Group of the International Technology Roadmap for Semiconductors (ITRS) in 2010. He received a B.Tech degree (2000) from Indian Institute of Technology, Kharagpur and M.S (2003) and Ph.D (2006) in Electrical Engineering from Stanford University.