Cantitate/Preț
Produs
Total produse
Vezi coșul
Shared-Memory Synchronization de Michael L. Scott

Shared-Memory Synchronization: Synthesis Lectures on Computer Architecture

Autor Michael L. Scott, Trevor Brown
en Limba Engleză Hardback – 31 ian 2024
This book offers a comprehensive survey of shared-memory synchronization, with an emphasis on “systems-level” issues. It includes sufficient coverage of architectural details to understand correctness and performance on modern multicore machines, and sufficient coverage of higher-level issues to understand how synchronization is embedded in modern programming languages.

The primary intended audience for this book is “systems programmers”—the authors of operating systems, library packages, language run-time systems, concurrent data structures, and server and utility programs. Much of the discussion should also be of interest to application programmers who want to make good use of the synchronization mechanisms available to them, and to computer architects who want to understand the ramifications of their design decisions on systems-level code.
Citește tot Restrânge

Din seria Synthesis Lectures on Computer Architecture

  • The Datacenter as a Computer: Designing Warehouse-Scale Machines, Third Edition
    Preț: 35656 lei
  • 18% PRINCIPLES OF SECURE PROCESSOR
    Preț: 69022 lei
  • Hardware and Software Support for Virtualization
    Preț: 44473 lei
  • Performance Analysis and Tuning for General Purpose Graphics Processing Units (GPGPU)
    Preț: 22236 lei
  • Space-Time Computing with Temporal Neural Networks
    Preț: 38072 lei
  • Shared-Memory Synchronization
    Preț: 34669 lei
  • In-/Near-Memory Computing
    Preț: 47135 lei
  • Fault Tolerant Computer Architecture
    Preț: 25600 lei
  • Deep Learning for Computer Architects
    Preț: 40497 lei
  • A Primer on Memory Consistency and Cache Coherence, Second Edition
    Preț: 48424 lei
  • Introduction to Reconfigurable Supercomputing
    Preț: 25524 lei
  • High Performance Datacenter Networks: Architectures, Algorithms, and Opportunities
    Preț: 19094 lei
  • Principles of Secure Processor Architecture Design
    Preț: 44106 lei
  • Quantum Computing for Computer Architects, Second Edition
    Preț: 31282 lei
  • Data Orchestration in Deep Learning Accelerators
    Preț: 44048 lei
  • Optimization and Mathematical Modeling in Computer Architecture
    Preț: 25905 lei
  • Parallel Processing, 1980 to 2020
    Preț: 40966 lei
  • On-Chip Networks, Second Edition
    Preț: 37996 lei
  • Quantum Computer Systems: Research for Noisy Intermediate-Scale Quantum Computers
    Preț: 47717 lei
  • Multi-Core Cache Hierarchies
    Preț: 25884 lei
  • Architectural and Operating System Support for Virtual Memory
    Preț: 37602 lei
  • Single-Instruction Multiple-Data Execution
    Preț: 33991 lei
  • Automatic Parallelization: An Overview of Fundamental Compiler Techniques
    Preț: 25979 lei
  • Transactional Memory, Second Edition
    Preț: 31697 lei
  • Power-Efficient Computer Architectures: Recent Advances
    Preț: 25488 lei
  • A Primer on Hardware Prefetching
    Preț: 18758 lei
  • A Primer on Compression in the Memory Hierarchy
    Preț: 20208 lei
  • FPGA-Accelerated Simulation of Computer Systems
    Preț: 20172 lei
  • The Memory System: You Can't Avoid It, You Can't Ignore It, You Can't Fake It
    Preț: 20150 lei
  • Research Infrastructures for Hardware Accelerators
    Preț: 20284 lei
  • On-Chip Photonic Interconnects: A Computer Architect's Perspective
    Preț: 25563 lei
  • Datacenter Design and Management: A Computer Architect’s Perspective
    Preț: 25659 lei
  • Dynamic Binary Modification: Tools, Techniques and Applications
    Preț: 18872 lei
  • Analyzing Analytics
    Preț: 25675 lei
  • Cache Replacement Policies
    Preț: 25413 lei
  • Security Basics for Computer Architects
    Preț: 25563 lei
  • Deep Learning Systems: Algorithms, Compilers, and Processors for Large-Scale Production
    Preț: 44930 lei
  • Processor Microarchitecture: An Implementation Perspective
    Preț: 25620 lei
  • Robotic Computing on FPGAs
    Preț: 47663 lei
  • Computer Architecture Performance Evaluation Methods
    Preț: 20624 lei
  • Compiling Algorithms for Heterogeneous Systems
    Preț: 37979 lei
  • Innovations in the Memory System
    Preț: 43936 lei
  • Chip Multiprocessor Architecture: Techniques to Improve Throughput and Latency
    Preț: 25884 lei
  • Phase Change Memory: From Devices to Systems
    Preț: 25733 lei
  • Resilient Architecture Design for Voltage Variation
    Preț: 25770 lei
  • 20% Performance Analysis and Tuning for General Purpose Graphics Processing Units (Gpgpu): Challenges and Opportunities
    Preț: 28891 lei
  • Multithreading Architecture
    Preț: 25563 lei
  • Die-stacking Architecture
    Preț: 30753 lei

Preț: 27609 lei

Preț vechi: 34511 lei
-20% Nou

Puncte Express: 414
Preț estimativ în valută:
5285€ • 5502$ • 4351£

Carte disponibilă

Livrare economică 11-25 ianuarie 25

 Adaugă în coș

Wish list
Gift list
Am citit!
Adaugă în listă
Preluare comenzi: 021 569.72.76

Specificații

ISBN-13: 9783031386831
ISBN-10: 3031386833
Pagini: 243
Ilustrații: XV, 243 p. 69 illus., 15 illus. in color.
Dimensiuni: 168 x 240 x 23 mm
Greutate: 0.59 kg
Ediția:2nd ed. 2024
Editura: Springer International Publishing
Colecția Springer
Seria Synthesis Lectures on Computer Architecture

Locul publicării:Cham, Switzerland

Cuprins

1.Introduction.- 2.Architectural Background.- 3.Essential Theory.- 4.Practical Spin Locks.- 5.Busy-wait Synchronization with Conditions.- 6.Read-mostly Atomicity.- 7.Synchronization and Scheduling.- 8.Nonblocking Algorithms.- 9.Transactional Memory.

Notă biografică

MICHAEL L. SCOTT is the Arthur Gould Yates Professor of Engineering and Chair of the Department of Computer Science at the University of Rochester. He received his Ph.D. from the University of Wisconsin–Madison in 1985. His research interests span operating systems, languages, architecture, and tools, with a particular emphasis on parallel and distributed systems. He is best known for work in synchronization algorithms and concurrent data structures, in recognition of which he shared the 2006 SIGACT/SIGOPS Edsger W. Dijkstra Prize. His textbook on programming language design and implementation (Programming Language Pragmatics, fourth edition, Morgan Kaufmann, Dec. 2015) is a standard in the field. He served as General Chair of SOSP in 2003 and as Program Chair of TRANSACT’07, PPoPP ’08, and ASPLOS ’12. He was named a Fellow of the ACM in 2006, of the IEEE in 2010, and of the AAAS in 2021. At the University of Rochester, he received the Robert and Pamela Goergen Award for Distinguished Achievement and Artistry in Undergraduate Teaching in 2001, the Edmund A. Hajim School of Engineering Lifetime Achievement Award in 2018, and the William H. Riker University Award for Graduate Teaching in 2020.

Trevor Brown is an Assistant Professor in the Cheriton School of Computer Science at the University of Waterloo. He completed his Ph.D. under the supervision of Faith Ellen at the University of Toronto in 2017, and conducted postdoctoral studies at the Institute of Science and Technology, Austria, and the Technion, Israel. His research straddles theory and practice, and focuses on the question of how large scale multicore systems can be programmed easily, efficiently and correctly. His specific research interests include concurrent data structures, lock-free synchronization, memory management, transactional memory, and non-volatile memory. At the University of Toronto, he won the Award for Excellence in Teaching Assistance in 2014. He has served multiple times on the Program Committees of ICDCS, PODC, PPoPP, SIROCCO, and SPAA, and was Publication Chair for PPoPP'19. He received the Best Paper Award at PPoPP'20, Best Artifact Awards at PPoPP'21 and PPoPP'22, and Finalist status in the Best Paper competitions at PPoPP'21 and SPAA'22.

Textul de pe ultima copertă

This book offers a comprehensive survey of shared-memory synchronization, with an emphasis on “systems-level” issues. It includes sufficient coverage of architectural details to understand correctness and performance on modern multicore machines, and sufficient coverage of higher-level issues to understand how synchronization is embedded in modern programming languages.

The primary intended audience for this book is “systems programmers”—the authors of operating systems, library packages, language run-time systems, concurrent data structures, and server and utility programs. Much of the discussion should also be of interest to application programmers who want to make good use of the synchronization mechanisms available to them, and to computer architects who want to understand the ramifications of their design decisions on systems-level code.

Caracteristici

Offers a comprehensive survey of shared-memory synchronization, with an emphasis on “systems-level” issues Includes sufficient coverage of architectural details to understand correctness and performance on modern multicores Enables programmers to understand how synchronization is embedded in modern programming languages