Cantitate/Preț
Produs
Total produse
Vezi coșul
Principles of VLSI RTL Design: A Practical Guide de Sanjay Churiwala

Principles of VLSI RTL Design: A Practical Guide

Autor Sanjay Churiwala, Sapan Garg
en Limba Engleză Paperback – oct 2014
Since register transfer level (RTL) design is less about being a bright engineer, and more about knowing the downstream implications of your work, this book explains the impact of design decisions taken that may give rise later in the product lifecycle to issues related to testability, data synchronization across clock domains, synthesizability, power consumption, routability, etc., all which are a function of the way the RTL was originally written.   Readers will benefit from a highly practical approach to the fundamentals of these topics, and will be given clear guidance regarding necessary safeguards to observe during RTL design.
Citește tot Restrânge

Toate formatele și edițiile

Toate formatele și edițiile Preț Express
Paperback (1) 49306 lei  38-44 zile
  Springer – oct 2014 49306 lei  38-44 zile
Hardback (1) 75922 lei  6-8 săpt.
  Springer – 12 mai 2011 75922 lei  6-8 săpt.

Preț: 49306 lei

Preț vechi: 60872 lei
-19% Nou

Puncte Express: 740
Preț estimativ în valută:
9436€ • 9895$ • 7868£

Carte tipărită la comandă

Livrare economică 04-10 ianuarie 25

 Adaugă în coș

Wish list
Gift list
Am citit!
Adaugă în listă
Preluare comenzi: 021 569.72.76

Specificații

ISBN-13: 9781489995452
ISBN-10: 1489995455
Pagini: 200
Ilustrații: XV, 182 p.
Dimensiuni: 155 x 235 x 11 mm
Greutate: 0.29 kg
Ediția:2011
Editura: Springer
Colecția Springer
Locul publicării:New York, NY, United States

Public țintă

Research

Cuprins

Introduction to RTL Designs; Ensuring RTL Intent; Static Timing Analysis (STA); Clock Domain Crossing (CDC); Power; Design for Test; Timing Exceptions; Congestion; Conclusions.

Textul de pe ultima copertă



�

In the process of integrated circuit design, front-end activities start with a register transfer level (RTL) description, of the functionality desired from the IC.� During subsequent steps in the design flow, issues may arise related to testability, data synchronization across clock domains, synthesizability, power consumption, routability, etc. which are a function of the way the RTL was originally written.

As a result, RTL designers need to take care of many aspects which can have impact on later steps in the design process. Since RTL design is less about being a bright engineer, and more about knowing the downstream implications of your work, this book explains those various aspects, their significance, what caution needs to be taken during RTL design and why.� Readers will benefit from a highly practical approach to the fundamentals of uncertainties around functionality, clock domain crossing and clock synchronization, design for test and testability, power consumption, static timing analysis, timing exception handling, and routing congestion.

Hopefully, this book will find its place in the hearts and minds of anyone who
generates RTL code. This includes RTL designers as well as those writing tools
that generate RTL. Relatively new RTL designers will find this book to be a single-source of interesting, rich and useful knowledge.� Experienced RTL designers will be able to appreciate and cement some already known concepts, given the focus on practical situations encountered in real designs.
�

* Provides a highly accessible, single-source reference to all key topics essential to an RTL designer;
* Describes in detail specific actions/cautions that designer needs to consider in design to avoid problems in downstream implementation;
* Covers content based on practical experience with numerous real designs from large semiconductor design companies.
�






�

Caracteristici

Provides a highly accessible, single-source reference to all key topics essential to an RTL designer; Describes in detail specific actions/cautions that designer needs to consider in design to avoid problems in downstream implementation; Covers content based on practical experience with numerous real designs from large semiconductor design companies. Includes supplementary material: sn.pub/extras