Cantitate/Preț
Produs
Total produse
Vezi coșul
Designing with Xilinx® FPGAs: Using Vivado de Sanjay Churiwala

Designing with Xilinx® FPGAs: Using Vivado

Editat de Sanjay Churiwala
en Limba Engleză Paperback – 7 iul 2018
This book helps readers to implement their designs on Xilinx® FPGAs. The authors demonstrate how to get the greatest impact from using the Vivado® Design Suite, which delivers a SoC-strength, IP-centric and system-centric, next generation development environment that has been built from the ground up to address the productivity bottlenecks in system-level integration and implementation. This book is a hands-on guide for both users who are new to FPGA designs, as well as those currently using the legacy Xilinx tool set (ISE) but are now moving to Vivado. Throughout the presentation, the authors focus on key concepts, major mechanisms for design entry, and methods to realize the most efficient implementation of the target design, with the least number of iterations.
Citește tot Restrânge

Toate formatele și edițiile

Toate formatele și edițiile Preț Express
Paperback (1) 56613 lei  6-8 săpt.
  Springer International Publishing – 7 iul 2018 56613 lei  6-8 săpt.
Hardback (1) 69164 lei  3-5 săpt. +2381 lei  6-10 zile
  Springer International Publishing – 3 noi 2016 69164 lei  3-5 săpt. +2381 lei  6-10 zile

Preț: 56613 lei

Preț vechi: 66604 lei
-15% Nou

Puncte Express: 849
Preț estimativ în valută:
10834€ • 11362$ • 9034£

Carte tipărită la comandă

Livrare economică 08-22 ianuarie 25

 Adaugă în coș

Wish list
Gift list
Am citit!
Adaugă în listă
Preluare comenzi: 021 569.72.76

Specificații

ISBN-13: 9783319825816
ISBN-10: 331982581X
Ilustrații: X, 260 p. 141 illus., 3 illus. in color.
Dimensiuni: 155 x 235 mm
Greutate: 0.39 kg
Ediția:Softcover reprint of the original 1st ed. 2017
Editura: Springer International Publishing
Colecția Springer
Locul publicării:Cham, Switzerland

Cuprins

State of the Art Programmable Logic.- Vivado Design Tools.- IP Flows.- Gigabit Transceivers.- Memory Controllers.- Processor Options.- Vivado IP Integrator.- SysGen for DSP.- Synthesis.- C Based Design.- Simulation.- Clocking.- Stacked Silicon Interconnect.- Timing Closure.- Power Analysis and Optimization.- System Monitor.- Hardware Debug.- Emulation Using FPGAs.- Partial Reconfiguration & Hierarchical Design.

Notă biografică

Sanjay Churiwala is Senior Director of Engineering for Xilinx India Technology Services. He has extensive experience in the field of EDA and semiconductors R&D, as well as customer-interaction. He specializes in Clock Domain Crossings and Synchronization, STA, Power, Synthesis, Simulation, Rule based static checkers, Cell Characterization and Modeling.

Textul de pe ultima copertă

This book helps readers to implement their designs on Xilinx® FPGAs. The authors demonstrate how to get the greatest impact from using the Vivado® Design Suite, which delivers a SoC-strength, IP-centric and system-centric, next generation development environment that has been built from the ground up to address the productivity bottlenecks in system-level integration and implementation. This book is a hands-on guide for both users who are new to FPGA designs, as well as those currently using the legacy Xilinx tool set (ISE) but are now moving to Vivado. Throughout the presentation, the authors focus on key concepts, major mechanisms for design entry, and methods to realize the most efficient implementation of the target design, with the least number of iterations.

Caracteristici

Emphasizes concepts, particularly which device characteristics are important, and how they influence a user’s design realization Uses a systematic approach to achieving design target goals, such as Power and Timing Explores the various ways to enter design information and read back/analyze a design realization Demonstrates use of some of the most widely used IP Cores Explains debugging of designs on Xilinx devices and using Xilinx Tools Includes supplementary material: sn.pub/extras