Cantitate/Preț
Produs
Total produse
Vezi coșul
Source-Synchronous Networks-On-Chip: Circuit and Architectural Interconnect Modeling de Ayan Mandal

Source-Synchronous Networks-On-Chip: Circuit and Architectural Interconnect Modeling

Autor Ayan Mandal, Sunil P. Khatri, Rabi Mahapatra
en Limba Engleză Hardback – 14 noi 2013
This book describes novel methods for network-on-chip (NoC) design, using source-synchronous high-speed resonant clocks. The authors discuss NoCs from the bottom up, providing circuit level details, before providing architectural simulations. As a result, readers will get a complete picture of how a NoC can be designed and optimized. Using the methods described in this book, readers are enabled to design NoCs that are 5X better than existing approaches in terms of latency and throughput and can also sustain a significantly greater amount of traffic.
Citește tot Restrânge

Toate formatele și edițiile

Toate formatele și edițiile Preț Express
Paperback (1) 62300 lei  43-57 zile
  Springer – 23 aug 2016 62300 lei  43-57 zile
Hardback (1) 62686 lei  43-57 zile
  Springer – 14 noi 2013 62686 lei  43-57 zile

Preț: 62686 lei

Preț vechi: 73749 lei
-15% Nou

Puncte Express: 940
Preț estimativ în valută:
11997€ • 12498$ • 9975£

Carte tipărită la comandă

Livrare economică 10-24 februarie 25

 Adaugă în coș

Wish list
Gift list
Am citit!
Adaugă în listă
Preluare comenzi: 021 569.72.76

Specificații

ISBN-13: 9781461494041
ISBN-10: 1461494044
Pagini: 152
Ilustrații: XIII, 143 p. 95 illus., 10 illus. in color.
Dimensiuni: 155 x 235 x 23 mm
Greutate: 0.34 kg
Ediția:2014
Editura: Springer
Colecția Springer
Locul publicării:New York, NY, United States

Public țintă

Research

Cuprins

Introduction.- Clock Distribution for fast Networks-on-Chip.- Fast Network-on-Chip Design.- Fast On-Chip Data transfer using Sinusoid Signals.- Conclusion and Future Work.

Textul de pe ultima copertă

This book describes novel methods for network-on-chip (NoC) design, using source-synchronous high-speed resonant clocks.  The authors discuss NoCs from the bottom up, providing circuit level details, before providing architectural simulations. As a result, readers will get a complete picture of how a NoC can be designed and optimized.  Using the methods described in this book, readers are enabled to design NoCs that are 5X better than existing approaches in terms of latency and throughput and can also sustain a significantly greater amount of traffic.
 
• Describes novel methods for high-speed network-on-chip (NoC) design;
• Enables readers to understand NoC design from both circuit and architectural levels;
• Provides circuit-level details of the NoC (including clocking, router design), along with a high-speed, resonant clocking style which is used in the NoC;
• Includes architectural simulations of the NoC, demonstrating significantly superior performance over the state-of-the-art.

Caracteristici

Describes novel methods for high-speed network-on-chip (NoC) design Enables readers to understand NoC design from both circuit and architectural levels Provides circuit-level details of the NoC (including clocking, router design), along with a high-speed, resonant clocking style which is used in the NoC Includes architectural simulations of the NoC, demonstrating significantly superior performance over the state-of-the-art Includes supplementary material: sn.pub/extras