Cantitate/Preț
Produs

Planar Double-Gate Transistor: From technology to circuit

Editat de Amara Amara, Olivier Rozeau
en Limba Engleză Hardback – 30 ian 2009
Until the 1990s, the reduction of the minimum feature sizes used to fabricate in- grated circuits, called “scaling”, has highlighted serious advantages as integration density, speed, power consumption, functionality and cost. Direct consequence was the decrease of cost-per-function, so the electronic productivity has largely progressed in this period. Another usually cited trend is the evolution of the in- gration density as expressed by the well-know Moore’s Law in 1975: the number of devices per chip doubles every 2 years. This evolution has allowed improving signi?cantly the circuit complexity, offering a great computing power in the case of microprocessor, for example. However, since few years, signi?cant issues appeared such as the increase of the circuit heating, device complexity, variability and dif?culties to improve the integration density. These new trends generate an important growth in development and production costs. Though is it, since 40 years, the evolution of the microelectronics always f- lowed the Moore’s law and each dif?culty has found a solution.
Citește tot Restrânge

Toate formatele și edițiile

Toate formatele și edițiile Preț Express
Paperback (1) 92502 lei  6-8 săpt.
  SPRINGER NETHERLANDS – 19 oct 2010 92502 lei  6-8 săpt.
Hardback (1) 93106 lei  6-8 săpt.
  SPRINGER NETHERLANDS – 30 ian 2009 93106 lei  6-8 săpt.

Preț: 93106 lei

Preț vechi: 113544 lei
-18% Nou

Puncte Express: 1397

Preț estimativ în valută:
17824 18527$ 14778£

Carte tipărită la comandă

Livrare economică 08-22 februarie 25

Preluare comenzi: 021 569.72.76

Specificații

ISBN-13: 9781402093272
ISBN-10: 1402093276
Pagini: 211
Ilustrații: VIII, 211 p.
Dimensiuni: 155 x 235 x 14 mm
Greutate: 0.49 kg
Ediția:2009
Editura: SPRINGER NETHERLANDS
Colecția Springer
Locul publicării:Dordrecht, Netherlands

Public țintă

Research

Cuprins

Multiple Gate Technologies.- Compact Modeling of Independent Double-Gate MOSFET: A Physical Approach.- Compact Modeling of Double Gate MOSFET for IC Design.- Low Frequency Noise in Double-Gate SOI CMOS Devices.- Analog Circuit Design.- Logic Circuit Design with DGMOS Devices.- SRAM Circuit Design.

Textul de pe ultima copertă

This book on Double-Gates devices and circuit is unique and aims to reinforce the synergy between the research activities on CMOS sub-32nm devices and the design of elementary cells. The goal is to point out how we can take advantage of new transistor structures to come up with new basic cells and concepts that exploit the electrical features of these new devices and the breakthrough they bring.
Planar Double-Gate Transistor will mainly focus on SOI CMOS transistors, fully depleted with double independent planar Gates (Independent Planar Double Gates Transistors: IPDGT), a potential candidate for the sub-32 nm technological nodes as planned by the current ITRS Roadmap.
The book topics are mainly focusing on:
  • Detailed description of specific processes that allow the optimization of the CMOS IPDGT device
  • CMOS IPDGT modeling, both compact and physical models are presented
  • Device characterization
  • Design of innovating cells (SRAM cells, basic digital & analog functions) with the objectives to improve the level of integration and the robustness to variability as well as the power consumption optimization, using the degree of freedom introduced by the independent gates.

Caracteristici

First book dealing with Technology and Design Interaction Presents a cross-disciplinary based approach to optimize a new and complex technology Covers all aspects of IC Design with advanced technologies: process, device modelling, characterization, and circuit design of analogue, digital and memory circuits Introduces new circuit concepts taking benefit of the double-gate device structures