Cantitate/Preț
Produs
Total produse
Vezi coșul
Variation Tolerant On-Chip Interconnects de Ethiopia Enideg Nigussie

Variation Tolerant On-Chip Interconnects: Analog Circuits and Signal Processing

Autor Ethiopia Enideg Nigussie
en Limba Engleză Paperback – 3 mar 2014
This book presents design techniques, analysis and implementation of high performance and power efficient, variation tolerant on-chip interconnects. Given the design paradigm shift to multi-core, interconnect-centric designs and the increase in sources of variability and their impact in sub-100nm technologies, this book will be an invaluable reference for anyone concerned with the design of next generation, high-performance electronics systems.
Citește tot Restrânge

Toate formatele și edițiile

Toate formatele și edițiile Preț Express
Paperback (1) 67098 lei  6-8 săpt.
  Springer – 3 mar 2014 67098 lei  6-8 săpt.
Hardback (1) 62267 lei  6-8 săpt.
  Springer – dec 2011 62267 lei  6-8 săpt.

Din seria Analog Circuits and Signal Processing

Preț: 67098 lei

Preț vechi: 78939 lei
-15% Nou

Puncte Express: 1006
Preț estimativ în valută:
12842€ • 13547$ • 10702£

Carte tipărită la comandă

Livrare economică 03-17 ianuarie 25

 Adaugă în coș

Wish list
Gift list
Am citit!
Adaugă în listă
Preluare comenzi: 021 569.72.76

Specificații

ISBN-13: 9781489990860
ISBN-10: 1489990860
Pagini: 184
Ilustrații: XII, 172 p.
Dimensiuni: 155 x 235 x 10 mm
Greutate: 0.25 kg
Ediția:2012
Editura: Springer
Colecția Springer
Seria Analog Circuits and Signal Processing

Locul publicării:New York, NY, United States

Public țintă

Research

Cuprins

Introduction.- On-Chip Communication.- Interconnect Design Techniques.- Design of Delay-Insensitive Current Sensing Interconnects.- Enhancing Completion Detection Performance.- Energy Efficient Semi-Serial Interconnect.- Comparison of the Designed Interconnects.- Circuit Techniques for PVT Variation Tolerance.

Notă biografică

Introduction.- Interconnect Design Techniques.- On-Chip Wire Modeling.- Design of Delay-Insensitive Current Sensing Interconnects.- Enhancing Completion Detection Performance.- Energy Efficient Semi-Serial Interconnect.- Comparison of the Designed Interconnects.- Circuit Techniques for PVT Variation Tolerance.

Textul de pe ultima copertă

This book presents design techniques, analysis and implementation of high performance and power efficient, variation tolerant on-chip interconnects.  Given the design paradigm shift to multi-core, interconnect-centric designs and the increase in sources of variability and their impact in sub-100nm technologies, this book will be an invaluable reference for anyone concerned with the design of next generation, high-performance electronics systems.
  • Provides comprehensive, circuit-level explanation of high-performance, energy-efficient, variation-tolerant on-chip interconnect;
  • Describes design techniques to mitigate problems caused by variation;
  • Includes techniques for design and implementation of self-timed on-chip interconnect, delay variation insensitive communication protocols, high speed signaling techniques and circuits, bit-width independent completion detection and process, voltage and temperature variation tolerance.
 
 
 
 

 
 
 
 
 
 
 
 
 

Caracteristici

Provides comprehensive, circuit-level explanation of high-performance, energy-efficient, variation-tolerant on-chip interconnect Describes design techniques to mitigate problems caused by variation Includes techniques for design and implementation of self-timed on-chip interconnect, delay variation insensitive communication protocols, high speed signaling techniques and circuits, bit-width independent completion detection and process, voltage and temperature variation tolerance