Cantitate/Preț
Produs
Total produse
Vezi coșul
Power-Aware Testing and Test Strategies for Low Power Devices de Patrick Girard

Power-Aware Testing and Test Strategies for Low Power Devices

Editat de Patrick Girard, Nicola Nicolici, Xiaoqing Wen
en Limba Engleză Paperback – 5 sep 2014
Managing the power consumption of circuits and systems is now considered one of the most important challenges for the semiconductor industry. Elaborate power management strategies, such as dynamic voltage scaling, clock gating or power gating techniques, are used today to control the power dissipation during functional operation. The usage of these strategies has various implications on manufacturing test, and power-aware test is therefore increasingly becoming a major consideration during design-for-test and test preparation for low power devices. This book explores existing solutions for power-aware test and design-for-test of conventional circuits and systems, and surveys test strategies and EDA solutions for testing low power devices.
Citește tot Restrânge

Toate formatele și edițiile

Toate formatele și edițiile Preț Express
Paperback (1) 68708 lei  6-8 săpt.
  Springer Us – 5 sep 2014 68708 lei  6-8 săpt.
Hardback (1) 93590 lei  6-8 săpt.
  Springer Us – 23 noi 2009 93590 lei  6-8 săpt.

Preț: 68708 lei

Preț vechi: 80832 lei
-15% Nou

Puncte Express: 1031
Preț estimativ în valută:
13154€ • 13672$ • 10906£

Carte tipărită la comandă

Livrare economică 06-20 februarie 25

 Adaugă în coș

Wish list
Gift list
Am citit!
Adaugă în listă
Preluare comenzi: 021 569.72.76

Specificații

ISBN-13: 9781489983138
ISBN-10: 1489983139
Pagini: 388
Ilustrații: XXI, 363 p.
Dimensiuni: 155 x 235 x 20 mm
Greutate: 0.54 kg
Ediția:2010
Editura: Springer Us
Colecția Springer
Locul publicării:New York, NY, United States

Public țintă

Research

Cuprins

Fundamentals of VLSI Testing.- Power Issues During Test.- Low-Power Test Pattern Generation.- Power-Aware Design-for-Test.- Power-Aware Test Data Compression and BIST.- Power-Aware System-Level Test Planning.- Low-Power Design Techniques and Test Implications.- Test Strategies for Multivoltage Designs.- Test Strategies for Gated Clock Designs.- Test of Power Management Structures.- EDA Solution for Power-Aware Design-for-Test.

Textul de pe ultima copertă

Power-Aware Testing and Test Strategies for Low-Power Devices
Edited by:
Patrick Girard, Research Director, CNRS / LIRMM, France
Nicola Nicolici, Associate Professor, McMaster University, Canada
Xiaoqing Wen, Professor, Kyushu Institute of Technology, Japan
Managing the power consumption of circuits and systems is now considered as one of the most important challenges for the semiconductor industry. Elaborate power management strategies, such as voltage scaling, clock gating or power gating techniques, are used today to control the power dissipation during functional operation. The usage of these strategies has various implications on manufacturing test, and power-aware test is therefore increasingly becoming a major consideration during design-for-test and test preparation for low-power devices. This book explores existing solutions for power-aware test and design-for-test of conventional circuits and systems, and surveys test strategies and Electronic Design Automation (EDA) solutions for testing low-power devices.
  1. The first comprehensive book on power-aware test for (low-power) circuits and systems
  2. Shows readers how low-power devices can be tested safely without affecting yield and reliability
  3. Includes necessary background information on design-for-test and low-power design
  4. Covers in detail power-constrained test techniques, including power-aware automatic test pattern generation, design-for-test, built-in self-test and test compression
  5. Presents state-of-the-art industrial practices and EDA solutions

Caracteristici

Is the only comprehensive book on power-aware test for (low power) circuits and systems Instructs readers how low-power devices can be tested safely without affecting yield and reliability Includes necessary background information on design for test and low-power design Incorporates detailed coverage of all levels of abstraction for power-aware testing of (low-power) circuits and systems Presents state-of-the-art industrial practices and EDA solutions Includes supplementary material: sn.pub/extras