Advanced Test Methods for SRAMs: Effective Solutions for Dynamic Fault Detection in Nanoscaled Technologies
Autor Alberto Bosio, Luigi Dilillo, Patrick Girard, Serge Pravossoudovitch, Arnaud Virazelen Limba Engleză Paperback – 3 sep 2014
Toate formatele și edițiile | Preț | Express |
---|---|---|
Paperback (1) | 671.78 lei 6-8 săpt. | |
Springer Us – 3 sep 2014 | 671.78 lei 6-8 săpt. | |
Hardback (1) | 622.84 lei 6-8 săpt. | |
Springer Us – 4 noi 2009 | 622.84 lei 6-8 săpt. |
Preț: 671.78 lei
Preț vechi: 790.32 lei
-15% Nou
Puncte Express: 1008
Preț estimativ în valută:
128.58€ • 134.01$ • 107.03£
128.58€ • 134.01$ • 107.03£
Carte tipărită la comandă
Livrare economică 04-18 ianuarie 25
Preluare comenzi: 021 569.72.76
Specificații
ISBN-13: 9781489983145
ISBN-10: 1489983147
Pagini: 188
Ilustrații: XV, 171 p.
Dimensiuni: 155 x 235 x 10 mm
Greutate: 0.27 kg
Ediția:2010
Editura: Springer Us
Colecția Springer
Locul publicării:New York, NY, United States
ISBN-10: 1489983147
Pagini: 188
Ilustrații: XV, 171 p.
Dimensiuni: 155 x 235 x 10 mm
Greutate: 0.27 kg
Ediția:2010
Editura: Springer Us
Colecția Springer
Locul publicării:New York, NY, United States
Public țintă
ResearchCuprins
Basics on SRAM Testing.- Resistive-Open Defects in Core-Cells.- Resistive-Open Defects in Pre-charge Circuits.- Resistive-Open Defects in Address Decoders.- Resistive-Open Defects in Write Drivers.- Resistive-Open Defects in Sense Amplifiers.- Faults Due to Process Variations in SRAMs.- Diagnosis and Design-for-Diagnosis.
Textul de pe ultima copertă
Advanced Test Methods for SRAMs: Effective Solutions for Dynamic Fault Detection in Nanoscaled Technologies
by:
Alberto Bosio
Luigi Dilillo
Patrick Girard
Serge Pravossoudovitch
Arnaud Virazel
Modern electronics depends on nanoscaled technologies that present new challenges in terms of testing and diagnosis. Memories are particularly prone to defects since they exploit the technology limits to get the highest density. This book is an invaluable guide to the testing and diagnosis of the latest generation of SRAM, one of the most widely used type of memories. Classical methods for testing memory are designed to handle the so-called "static faults", but these test solutions are not sufficient for faults that are emerging in the latest Very Deep Sub-Micron (VDSM) technologies. These new faults, referred to as "dynamic faults", are not covered by classical algorithms and require the dedicated test and diagnosis solutions presented in this book.
by:
Alberto Bosio
Luigi Dilillo
Patrick Girard
Serge Pravossoudovitch
Arnaud Virazel
Modern electronics depends on nanoscaled technologies that present new challenges in terms of testing and diagnosis. Memories are particularly prone to defects since they exploit the technology limits to get the highest density. This book is an invaluable guide to the testing and diagnosis of the latest generation of SRAM, one of the most widely used type of memories. Classical methods for testing memory are designed to handle the so-called "static faults", but these test solutions are not sufficient for faults that are emerging in the latest Very Deep Sub-Micron (VDSM) technologies. These new faults, referred to as "dynamic faults", are not covered by classical algorithms and require the dedicated test and diagnosis solutions presented in this book.
- First book to present complete, state-of-the-art coverage of dynamic fault testing for SRAM memories;
- Presents content using a "bottom-up" approach, from the study of the electrical causes of malfunctions up to the generation of smart test strategies;
- Includes case studies covering all memory components (core-cells, address decoders, write drivers, sense amplifiers, etc.);
- Proposes an exhaustive analysis of resistive-open defects in each memory component and the resulting dynamic fault modeling.
Caracteristici
First book to present complete, state-of-the-art coverage of dynamic fault memory testing Presents content using a "bottom-up" approach, from the electrical causes of malfunction up to the generation of smart test strategies Includes case studies covering all memory components (core-cells, address decoders, write drivers, sense amplifiers, etc.) Includes Spice simulation files and an SRAM logic fault simulator Includes supplementary material: sn.pub/extras