SOC (System-on-a-Chip) Testing for Plug and Play Test Automation: Frontiers in Electronic Testing, cartea 21
Autor Krishnendu Chakrabartyen Limba Engleză Hardback – 30 sep 2002
SOC (System-on-a-Chip) Testing for Plug and Play Test Automation is an edited work containing thirteen contributions that address various aspects of SOC testing.
SOC (System-on-a-Chip) Testing for Plug and Play Test Automation is a valuable reference for researchers and students interested in various aspects of SOC testing.
Toate formatele și edițiile | Preț | Express |
---|---|---|
Paperback (1) | 638.89 lei 6-8 săpt. | |
Springer Us – 12 dec 2011 | 638.89 lei 6-8 săpt. | |
Hardback (1) | 649.87 lei 6-8 săpt. | |
Springer Us – 30 sep 2002 | 649.87 lei 6-8 săpt. |
Din seria Frontiers in Electronic Testing
- 15% Preț: 639.25 lei
- 18% Preț: 1110.24 lei
- 18% Preț: 948.47 lei
- 18% Preț: 946.55 lei
- 18% Preț: 952.72 lei
- 18% Preț: 944.82 lei
- 18% Preț: 808.75 lei
- 18% Preț: 945.79 lei
- 18% Preț: 1226.24 lei
- 15% Preț: 644.49 lei
- 18% Preț: 943.07 lei
- 15% Preț: 642.51 lei
- 18% Preț: 948.61 lei
- 18% Preț: 953.65 lei
- 15% Preț: 645.14 lei
- 15% Preț: 644.30 lei
- 18% Preț: 951.29 lei
- 20% Preț: 990.30 lei
- 18% Preț: 968.03 lei
- 18% Preț: 947.35 lei
- 15% Preț: 642.51 lei
- 15% Preț: 646.11 lei
- 15% Preț: 641.85 lei
- 18% Preț: 950.96 lei
Preț: 649.87 lei
Preț vechi: 764.55 lei
-15% Nou
Puncte Express: 975
Preț estimativ în valută:
124.38€ • 129.35$ • 104.08£
124.38€ • 129.35$ • 104.08£
Carte tipărită la comandă
Livrare economică 14-28 martie
Preluare comenzi: 021 569.72.76
Specificații
ISBN-13: 9781402072055
ISBN-10: 1402072058
Pagini: 212
Ilustrații: VIII, 200 p.
Dimensiuni: 210 x 279 x 17 mm
Greutate: 0.68 kg
Ediția:2002
Editura: Springer Us
Colecția Springer
Seria Frontiers in Electronic Testing
Locul publicării:New York, NY, United States
ISBN-10: 1402072058
Pagini: 212
Ilustrații: VIII, 200 p.
Dimensiuni: 210 x 279 x 17 mm
Greutate: 0.68 kg
Ediția:2002
Editura: Springer Us
Colecția Springer
Seria Frontiers in Electronic Testing
Locul publicării:New York, NY, United States
Public țintă
ResearchCuprins
Overview.- On IEEE P1500’s Standard for Embedded Core Test.- Test Planning, Access and Scheduling.- An Integrated Framework for the Design and Optimization of SOC Test Solutions.- On Concurrent Test of Core-Based SOC Design.- A Novel Reconfigurable Wrapper for Testing of Embedded Core-Based SOCs and its Associated Scheduling Algorithm.- The Role of Test Protocols in Automated Test Generation for Embedded-Core-Based System ICs.- CAS-BUS: A Test Access Mechanism and a Toolbox Environment for Core-Based System Chip Testing.- An Integrated Approach to Testing Embedded Cores and Interconnects Using Test Access Mechanism (TAM) Switch.- Design for Consecutive Testability of System-on-a-Chip with Built-In Self Testable Cores.- Test Data Compression.- Deterministic Test Vector Compression/Decompression for Systems-on-a-Chip Using an Embedded Processor.- Diagnostic Data Compression Techniques for Embedded Memories with Built-In Self-Test.- Interconnect, Crosstalk and Signal Integrity.- Testing for Interconnect Crosstalk Defects Using On-Chip Embedded Processor Cores.- Signal Integrity: Fault Modeling and Testing in High-Speed SoCs.- On-Chip Clock Faults’ Detector.