Cantitate/Preț
Produs

Test Resource Partitioning for System-on-a-Chip: Frontiers in Electronic Testing, cartea 20

Autor Vikram Iyengar, Anshuman Chandra
en Limba Engleză Hardback – 30 iun 2002
Test Resource Partitioning for System-on-a-Chip is about test resource partitioning and optimization techniques for plug-and-play system-on-a-chip (SOC) test automation. Plug-and-play refers to the paradigm in which core-to-core interfaces as well as core-to-SOC logic interfaces are standardized, such that cores can be easily plugged into "virtual sockets" on the SOC design, and core tests can be plugged into the SOC during test without substantial effort on the part of the system integrator. The goal of the book is to position test resource partitioning in the context of SOC test automation, as well as to generate interest and motivate research on this important topic.
SOC integrated circuits composed of embedded cores are now commonplace. Nevertheless, There remain several roadblocks to rapid and efficient system integration. Test development is seen as a major bottleneck in SOC design, and test challenges are a major contributor to the widening gap between design capability and manufacturing capacity. Testing SOCs is especially challenging in the absence of standardized test structures, test automation tools, and test protocols.
Test Resource Partitioning for System-on-a-Chip responds to a pressing need for a structured methodology for SOC test automation. It presents new techniques for the partitioning and optimization of the three major SOC test resources: test hardware, testing time and test data volume.
Test Resource Partitioning for System-on-a-Chip paves the way for a powerful integrated framework to automate the test flow for a large number of cores in an SOC in a plug-and-play fashion. The framework presented allows the system integrator to reduce test cost and meet short time-to-market requirements.
Citește tot Restrânge

Toate formatele și edițiile

Toate formatele și edițiile Preț Express
Paperback (1) 63811 lei  6-8 săpt.
  Springer Us – 7 noi 2012 63811 lei  6-8 săpt.
Hardback (1) 64449 lei  6-8 săpt.
  Springer Us – 30 iun 2002 64449 lei  6-8 săpt.

Din seria Frontiers in Electronic Testing

Preț: 64449 lei

Preț vechi: 75823 lei
-15% Nou

Puncte Express: 967

Preț estimativ în valută:
12335 12828$ 10322£

Carte tipărită la comandă

Livrare economică 15-29 martie

Preluare comenzi: 021 569.72.76

Specificații

ISBN-13: 9781402071195
ISBN-10: 1402071191
Pagini: 232
Ilustrații: XII, 232 p.
Dimensiuni: 155 x 235 x 21 mm
Greutate: 0.53 kg
Ediția:2002
Editura: Springer Us
Colecția Springer
Seria Frontiers in Electronic Testing

Locul publicării:New York, NY, United States

Public țintă

Research

Cuprins

1. Test Resource Partitioning.- 2. Test Access Mechanism Optimization.- 3. Improved Test Bus Partitioning.- 4. Test Wrapper And TAM Co-Optimization.- 5. Test Scheduling.- 6. Precedence, Preemption, And Power Constraints.- 7. Test Data Compression Using Golomb Codes.- 8. Frequency-Directed Run-Length (FDR) Codes.- 9. TRP for Low-Power Scan Testing.- 10. Conclusion.- References.