Cantitate/Preț
Produs

Fault-Tolerance Techniques for SRAM-Based FPGAs: Frontiers in Electronic Testing, cartea 32

Autor Fernanda Lima Kastensmidt, Ricardo Reis
en Limba Engleză Hardback – 14 iun 2006
Fault-tolerance in integrated circuits is not an exclusive concern regarding space designers or highly-reliable application engineers. Rather, designers of next generation products must cope with reduced margin noises due to technological advances. The continuous evolution of the fabrication technology process of semiconductor components, in terms of transistor geometry shrinking, power supply, speed, and logic density, has significantly reduced the reliability of very deep submicron integrated circuits, in face of the various internal and external sources of noise. The very popular Field Programmable Gate Arrays, customizable by SRAM cells, are a consequence of the integrated circuit evolution with millions of memory cells to implement the logic, embedded memories, routing, and more recently with embedded microprocessors cores. These re-programmable systems-on-chip platforms must be fault-tolerant to cope with present days requirements. This book discusses fault-tolerance techniques for SRAM-based Field Programmable Gate Arrays (FPGAs). It starts by showing the model of the problem and the upset effects in the programmable architecture. In the sequence, it shows the main fault tolerance techniques used nowadays to protect integrated circuits against errors. A large set of methods for designing fault tolerance systems in SRAM-based FPGAs is described. Some presented techniques are based on developing a new fault-tolerant architecture with new robustness FPGA elements. Other techniques are based on protecting the high-level hardware description before the synthesis in the FPGA. The reader has the flexibility of choosing the most suitable fault-tolerance technique for its project and to compare a set of fault tolerant techniques for programmable logic applications.
Citește tot Restrânge

Toate formatele și edițiile

Toate formatele și edițiile Preț Express
Paperback (1) 63565 lei  6-8 săpt.
  Springer Us – 29 noi 2010 63565 lei  6-8 săpt.
Hardback (1) 64185 lei  6-8 săpt.
  Springer Us – 14 iun 2006 64185 lei  6-8 săpt.

Din seria Frontiers in Electronic Testing

Preț: 64185 lei

Preț vechi: 75513 lei
-15% Nou

Puncte Express: 963

Preț estimativ în valută:
12283 12808$ 10209£

Carte tipărită la comandă

Livrare economică 20 martie-03 aprilie

Preluare comenzi: 021 569.72.76

Specificații

ISBN-13: 9780387310688
ISBN-10: 0387310681
Pagini: 184
Ilustrații: XVI, 184 p.
Dimensiuni: 210 x 297 x 13 mm
Greutate: 0.46 kg
Ediția:2006
Editura: Springer Us
Colecția Springer
Seria Frontiers in Electronic Testing

Locul publicării:New York, NY, United States

Public țintă

Academic/professional/technical: Research and professional

Cuprins

Radiation Effects in Integrated Circuits.- Single Event Upset (SEU) Mitigation Techniques.- Architectural SEU Mitigation Techniques.- High-Level SEU Mitigation Techniques.- Triple Modular Redundancy (TMR) Robustness.- Designing and Testing a TMR Micro-Controller.- Reducing TMR Overheads: Part I.- Reducing TMR Overheads: Part II.- Final Remarks.

Caracteristici

Very few books discuss fault-tolerance techniques for SRAM-based FPGAs Shows state-of-the-art fault tolerance solutions for FPGAs Shows fault-tolerance techniques that can be applied in different design phases Discusses the main difference between the fault effects in ASIC and FPGA circuits