Cantitate/Preț
Produs

Models in Hardware Testing: Lecture Notes of the Forum in Honor of Christian Landrault: Frontiers in Electronic Testing, cartea 43

Editat de Hans-Joachim Wunderlich
en Limba Engleză Paperback – mar 2012
Model based testing is the most powerful technique for testing hardware and software systems. Models in Hardware Testing describes the use of models at all the levels of hardware testing. The relevant fault models for nanoscaled CMOS technology are introduced, and their implications on fault simulation, automatic test pattern generation, fault diagnosis, memory testing and power aware testing are discussed. Models and the corresponding algorithms are considered with respect to the most recent state of the art, and they are put into a historical context by a concluding chapter on the use of physical fault models in fault tolerance.
Citește tot Restrânge

Toate formatele și edițiile

Toate formatele și edițiile Preț Express
Paperback (1) 61996 lei  6-8 săpt.
  SPRINGER NETHERLANDS – mar 2012 61996 lei  6-8 săpt.
Hardback (1) 62598 lei  6-8 săpt.
  SPRINGER NETHERLANDS – 7 dec 2009 62598 lei  6-8 săpt.

Din seria Frontiers in Electronic Testing

Preț: 61996 lei

Preț vechi: 77495 lei
-20% Nou

Puncte Express: 930

Preț estimativ în valută:
11865 12517$ 9888£

Carte tipărită la comandă

Livrare economică 02-16 ianuarie 25

Preluare comenzi: 021 569.72.76

Specificații

ISBN-13: 9789400730939
ISBN-10: 9400730934
Pagini: 272
Ilustrații: XIV, 257 p.
Dimensiuni: 155 x 235 x 14 mm
Greutate: 0.39 kg
Ediția:2010
Editura: SPRINGER NETHERLANDS
Colecția Springer
Seria Frontiers in Electronic Testing

Locul publicării:Dordrecht, Netherlands

Public țintă

Research

Cuprins

Contributing Authors. Preface. To Christian: a Real Test & Taste Expert. From LAAS to LIRMM and Beyond. 1: Open Defects in Nanometer Technologies; J. Figueras, et al. 2: Models for Bridging Defects; M. Renovell, et al. 3: Models for Delay Faults; S. M. Reddy. 4: Fault Modeling for Simulation and ATPG; B. Becker, I. Polian. 5: Generalized Fault Modeling for Logic Diagnosis; H.-J. Wunderlich, S. Holst. 6: Models in Memory Testing, From functional testing to defect-based testing; S. Di Carlo, P. Prinetto. 7: Models for Power-Aware Testing; P. Girard, H.-J. Wunderlich. 8: Physical Fault Models and Fault Tolerance; J. Arlat, Y. Crouzet. Index.

Textul de pe ultima copertă

Model based testing is the most powerful technique for testing hardware and software systems. Models in Hardware Testing describes the use of models at all the levels of hardware testing. The relevant fault models for nanoscaled CMOS technology are introduced, and their implications on fault simulation, automatic test pattern generation, fault diagnosis, memory testing and power aware testing are discussed. Models and the corresponding algorithms are considered with respect to the most recent state of the art, and they are put into a historical context by a concluding chapter on the use of physical fault models in fault tolerance.
Models in Hardware Testing treats models and especially fault models in hardware testing in a comprehensive way not found anywhere else. Engineers who are responsible for product quality and test coverage, students who want to learn about quality assessment for new technologies or lecturers who are interested in the most recent advances in model based hardware testing will take benefits from reading.
The material collected in Models in Hardware Testing was prepared for the forum in honor of Christian Landrault in connection with the European Test Symposium 2009.

Caracteristici

Introduction of model based hardware testing Describes fault models for nanoscaled CMOS technology Fault simulation, ATPG and diagnosis algorithms for complex fault models Comprehensive treatment including memory and low power aspects