Cantitate/Preț
Produs
Total produse
Vezi coșul
Timing Performance of Nanometer Digital Circuits Under Process Variations de Victor Champac

Timing Performance of Nanometer Digital Circuits Under Process Variations: Frontiers in Electronic Testing, cartea 39

Autor Victor Champac, Jose Garcia Gervacio
en Limba Engleză Hardback – 27 apr 2018
This book discusses the digital design of integrated circuits under process variations, with a focus on design-time solutions. The authors describe a step-by-step methodology, going from logic gates to logic paths to the circuit level. Topics are presented in comprehensively, without overwhelming use of analytical formulations.  Emphasis is placed on providing digital designers with understanding of the sources of process variations, their impact on circuit performance and tools for improving their designs to comply with product specifications.  Various circuit-level “design hints” are highlighted, so that readers can use then to improve their designs. A special treatment is devoted to unique design issues and the impact of process variations on the performance of FinFET based circuits. This book enables readers to make optimal decisions at design time, toward more efficient circuits, with better yield and higher reliability.
Citește tot Restrânge

Toate formatele și edițiile

Toate formatele și edițiile Preț Express
Paperback (1) 72226 lei  6-8 săpt.
  Springer International Publishing – 12 ian 2019 72226 lei  6-8 săpt.
Hardback (1) 72828 lei  6-8 săpt.
  Springer International Publishing – 27 apr 2018 72828 lei  6-8 săpt.

Din seria Frontiers in Electronic Testing

Preț: 72828 lei

Preț vechi: 88814 lei
-18% Nou

Puncte Express: 1092
Preț estimativ în valută:
13942€ • 14346$ • 11752£

Carte tipărită la comandă

Livrare economică 01-15 martie

 Adaugă în coș

Wish list
Gift list
Am citit!
Adaugă în listă
Preluare comenzi: 021 569.72.76

Specificații

ISBN-13: 9783319754642
ISBN-10: 3319754645
Pagini: 192
Ilustrații: XVIII, 185 p. 116 illus., 91 illus. in color.
Dimensiuni: 155 x 235 mm
Greutate: 0.46 kg
Ediția:1st ed. 2018
Editura: Springer International Publishing
Colecția Springer
Seria Frontiers in Electronic Testing

Locul publicării:Cham, Switzerland

Cuprins

Introduction.- Mathematical Fundamentals.- Process Variations.- Gate delay under process variations.- Path Delay Under Process Variations.- Circuit Analysis under Process Variations.- FinFET Technology and design issues.

Notă biografică

Victor Champac received the Electrical Engineering Degree in 1987 from the Autonomous University of Nuevo Leon, Mexico. He received the Ph.D. degree in 1993 from the Polytechnic University of Catalonia (UPC), Spain. From 1988 to 1993 he was Associate Professor at the Electronic Engineering Department of the UPC. In 1993 he joined the National Institute for Astrophysics, Optics and Electronics (INAOE) in Mexico where he is Titular Professor. He made sabbatical in 2001-2002 at Motorola and in 2010-2011 at the University of California (UCSD). Dr. Champac was a co-founder of the Test Technology Technical Council-Latin America of IEEE Computer Society.  He was co-General Chair of the 2nd, 9th, 13th and 16th IEEE Latin-American Test Workshop (now Latin-American Test Symposium). He has also served as Guest Editor of the Journal of Electronics Testing, Springer. He is member of the Editorial Board of Journal of Electronic Testing (JETTA).  He is a Senior member of the IEEE and the National Research System (SNI) in Mexico. He has served as program and organizing committee member of several international conferences. Dr. Champac received the best paper award of the IEEE Latin American Test Workshop in 2008. He has published more than 120 papers in international journals and conferences. His research lines include: circuit design under process variations, aging reliable circuit design, defect modeling in leading technologies, and development of new test strategies. 
Jose Garcia Gervacio received the Electronics Engineering Degree in 1987 from the Technological Institute of Celaya, Mexico. He received the Master and Ph.D. degree in 2003 and 2009, respectively, from the National Institute for Astrophysics, Optics, and Electronics (INAOE), Mexico. From 2010 to 2011 he was an assistant professor at INAOE. From 2011 to 2013 he occupied a postdoctoral position in the Research center in Micro and Nanotechnology (MICRONA) of the University Veracruzana. Since 2013 he is Full-time Professor of the  University Veracruzana in Xalapa, Mexico. He has served as program and organizing committee member of the 4th Biannual European - Latin American Summer School on Design, Test, and Reliability (BELAS-2015). He served as organizing committee member of the 16th IEEE Latin American Test Symposium (LATS-2015). His research interest is focused on the design and testing of VLSI digital circuits. 
 
 
 

Textul de pe ultima copertă

This book discusses the digital design of integrated circuits under process variations, with a focus on design-time solutions. The authors describe a step-by-step methodology, going from logic gates to logic paths to the circuit level. Topics are presented in comprehensively, without overwhelming use of analytical formulations.  Emphasis is placed on providing digital designers with understanding of the sources of process variations, their impact on circuit performance and tools for improving their designs to comply with product specifications.  Various circuit-level “design hints” are highlighted, so that readers can use then to improve their designs. A special treatment is devoted to unique design issues and the impact of process variations on the performance of FinFET based circuits. This book enables readers to make optimal decisions at design time, toward more efficient circuits, with better yield and higher reliability.

Caracteristici

Describes in detail the digital design of integrated circuit under process variations with a focus on design-time understanding and optimization Follows a step-by-step sequence in methodology, going from logic gates to logic paths to circuit level, in order to explain the behavior of process variations at the different levels of abstraction Presents novel design issues for FinFET based digital circuits Provides step-by-step examples of quantitative estimation of the timing performance of logic cells and logic paths, as well as a comparison with Spice simulation results